1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O1 \
; RUN: -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s -check-prefixes=CHECK-LE
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O1 \
; RUN: -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s -check-prefixes=CHECK-BE
@GlobLd1 = dso_local local_unnamed_addr global [20 x i1] zeroinitializer, align 1
@GlobSt1 = dso_local local_unnamed_addr global [20 x i1] zeroinitializer, align 1
define i1 @i64_ExtLoad_i1() {
; CHECK-LE-LABEL: i64_ExtLoad_i1:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: plbz r3, GlobLd1@PCREL(0), 1
; CHECK-LE-NEXT: blr
;
; CHECK-BE-LABEL: i64_ExtLoad_i1:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: addis r3, r2, GlobLd1@toc@ha
; CHECK-BE-NEXT: lbz r3, GlobLd1@toc@l(r3)
; CHECK-BE-NEXT: blr
entry:
%0 = load i1, ptr @GlobLd1, align 1
ret i1 %0
}
define zeroext i1 @i64_ZextLoad_i1() {
; CHECK-LE-LABEL: i64_ZextLoad_i1:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: plbz r3, GlobLd1@PCREL(0), 1
; CHECK-LE-NEXT: blr
;
; CHECK-BE-LABEL: i64_ZextLoad_i1:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: addis r3, r2, GlobLd1@toc@ha
; CHECK-BE-NEXT: lbz r3, GlobLd1@toc@l(r3)
; CHECK-BE-NEXT: blr
entry:
%0 = load i1, ptr @GlobLd1, align 1
ret i1 %0
}
define void @i32_ZextLoad_i1() {
; CHECK-LE-LABEL: i32_ZextLoad_i1:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: plbz r3, GlobLd1@PCREL(0), 1
; CHECK-LE-NEXT: clrldi r3, r3, 63
; CHECK-LE-NEXT: pstb r3, GlobSt1@PCREL(0), 1
; CHECK-LE-NEXT: blr
;
; CHECK-BE-LABEL: i32_ZextLoad_i1:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: addis r3, r2, GlobLd1@toc@ha
; CHECK-BE-NEXT: addis r4, r2, GlobSt1@toc@ha
; CHECK-BE-NEXT: lbz r3, GlobLd1@toc@l(r3)
; CHECK-BE-NEXT: clrldi r3, r3, 63
; CHECK-BE-NEXT: stb r3, GlobSt1@toc@l(r4)
; CHECK-BE-NEXT: blr
entry:
%0 = load i1, ptr @GlobLd1, align 1
store i1 %0, ptr @GlobSt1, align 1
ret void
}
%1 = type { i64 }
@Glob1 = external dso_local global %1, align 8
@Glob2 = external dso_local unnamed_addr constant [11 x i8], align 1
declare i32 @Decl(ptr, ptr) local_unnamed_addr #0
define dso_local i1 @i32_ExtLoad_i1() local_unnamed_addr #0 {
; CHECK-LE-LABEL: i32_ExtLoad_i1:
; CHECK-LE: # %bb.0: # %bb
; CHECK-LE-NEXT: mflr r0
; CHECK-LE-NEXT: std r0, 16(r1)
; CHECK-LE-NEXT: stdu r1, -32(r1)
; CHECK-LE-NEXT: .cfi_def_cfa_offset 32
; CHECK-LE-NEXT: .cfi_offset lr, 16
; CHECK-LE-NEXT: paddi r3, 0, Glob1@PCREL, 1
; CHECK-LE-NEXT: paddi r4, 0, Glob2@PCREL, 1
; CHECK-LE-NEXT: bl Decl@notoc
; CHECK-LE-NEXT: cmpwi cr1, r3, 0
; CHECK-LE-NEXT: plbz r3, GlobLd1@PCREL(0), 1
; CHECK-LE-NEXT: andi. r3, r3, 1
; CHECK-LE-NEXT: crandc 4*cr5+lt, gt, 4*cr1+eq
; CHECK-LE-NEXT: setbc r3, 4*cr5+lt
; CHECK-LE-NEXT: addi r1, r1, 32
; CHECK-LE-NEXT: ld r0, 16(r1)
; CHECK-LE-NEXT: mtlr r0
; CHECK-LE-NEXT: blr
;
; CHECK-BE-LABEL: i32_ExtLoad_i1:
; CHECK-BE: # %bb.0: # %bb
; CHECK-BE-NEXT: mflr r0
; CHECK-BE-NEXT: std r0, 16(r1)
; CHECK-BE-NEXT: stdu r1, -112(r1)
; CHECK-BE-NEXT: .cfi_def_cfa_offset 112
; CHECK-BE-NEXT: .cfi_offset lr, 16
; CHECK-BE-NEXT: addis r3, r2, Glob1@toc@ha
; CHECK-BE-NEXT: addis r4, r2, Glob2@toc@ha
; CHECK-BE-NEXT: addi r3, r3, Glob1@toc@l
; CHECK-BE-NEXT: addi r4, r4, Glob2@toc@l
; CHECK-BE-NEXT: bl Decl
; CHECK-BE-NEXT: nop
; CHECK-BE-NEXT: cmpwi cr1, r3, 0
; CHECK-BE-NEXT: addis r3, r2, GlobLd1@toc@ha
; CHECK-BE-NEXT: lbz r3, GlobLd1@toc@l(r3)
; CHECK-BE-NEXT: andi. r3, r3, 1
; CHECK-BE-NEXT: crandc 4*cr5+lt, gt, 4*cr1+eq
; CHECK-BE-NEXT: setbc r3, 4*cr5+lt
; CHECK-BE-NEXT: addi r1, r1, 112
; CHECK-BE-NEXT: ld r0, 16(r1)
; CHECK-BE-NEXT: mtlr r0
; CHECK-BE-NEXT: blr
bb:
%i = call signext i32 @Decl(ptr nonnull dereferenceable(32) @Glob1, ptr @Glob2) #1
%i1 = icmp eq i32 %i, 0
%i2 = load i1, ptr @GlobLd1, align 1
%i3 = select i1 %i1, i1 false, i1 %i2
ret i1 %i3
}
|
