1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -O0 -verify-machineinstrs < %s -mtriple=powerpc-unknown-linux-gnu 2>&1 | FileCheck %s
; RUN: llc -O0 -verify-machineinstrs < %s -mtriple=powerpc64-unknown-linux-gnu 2>&1 | FileCheck %s --check-prefix=CHECK64
@mVal = dso_local global i32 15, align 4
@myGVal = dso_local global i32 0, align 4
define dso_local void @testSetIntReg(i32 noundef signext %xx) {
; CHECK-LABEL: testSetIntReg:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mr 5, 3
; CHECK-NEXT: blr
;
; CHECK64-LABEL: testSetIntReg:
; CHECK64: # %bb.0: # %entry
; CHECK64-NEXT: mr 5, 3
; CHECK64-NEXT: blr
entry:
tail call void @llvm.write_register.i32(metadata !0, i32 %xx)
ret void
}
declare void @llvm.write_register.i32(metadata, i32)
define dso_local signext range(i32 0, 2) i32 @testCmpReg() {
; CHECK-LABEL: testCmpReg:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lis 3, mVal@ha
; CHECK-NEXT: lwz 3, mVal@l(3)
; CHECK-NEXT: xori 3, 3, 15
; CHECK-NEXT: cntlzw 3, 3
; CHECK-NEXT: srwi 3, 3, 5
; CHECK-NEXT: blr
;
; CHECK64-LABEL: testCmpReg:
; CHECK64: # %bb.0: # %entry
; CHECK64-NEXT: addis 3, 2, mVal@toc@ha
; CHECK64-NEXT: addi 3, 3, mVal@toc@l
; CHECK64-NEXT: lwz 3, 0(3)
; CHECK64-NEXT: xori 3, 3, 15
; CHECK64-NEXT: cntlzw 3, 3
; CHECK64-NEXT: srwi 3, 3, 5
; CHECK64-NEXT: extsw 3, 3
; CHECK64-NEXT: blr
entry:
tail call void @llvm.write_register.i32(metadata !0, i32 15)
%0 = load i32, ptr @mVal, align 4
%1 = tail call i32 @llvm.read_register.i32(metadata !0)
%cmp = icmp eq i32 %0, %1
%conv = zext i1 %cmp to i32
ret i32 %conv
}
declare i32 @llvm.read_register.i32(metadata)
define dso_local void @testSetIntReg2(i32 noundef signext %xx) {
; CHECK-LABEL: testSetIntReg2:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stwu 1, -48(1)
; CHECK-NEXT: .cfi_def_cfa_offset 48
; CHECK-NEXT: .cfi_offset r23, -36
; CHECK-NEXT: stw 23, 12(1) # 4-byte Folded Spill
; CHECK-NEXT: mr 23, 3
; CHECK-NEXT: lwz 23, 12(1) # 4-byte Folded Reload
; CHECK-NEXT: addi 1, 1, 48
; CHECK-NEXT: blr
;
; CHECK64-LABEL: testSetIntReg2:
; CHECK64: # %bb.0: # %entry
; CHECK64-NEXT: std 23, -72(1) # 8-byte Folded Spill
; CHECK64-NEXT: mr 23, 3
; CHECK64-NEXT: ld 23, -72(1) # 8-byte Folded Reload
; CHECK64-NEXT: blr
entry:
tail call void @llvm.write_register.i32(metadata !1, i32 %xx)
ret void
}
define dso_local signext i32 @testReturnReg() {
; CHECK-LABEL: testReturnReg:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stwu 1, -48(1)
; CHECK-NEXT: .cfi_def_cfa_offset 48
; CHECK-NEXT: .cfi_offset r23, -36
; CHECK-NEXT: stw 23, 12(1) # 4-byte Folded Spill
; CHECK-NEXT: li 23, 125
; CHECK-NEXT: mr 3, 23
; CHECK-NEXT: lwz 23, 12(1) # 4-byte Folded Reload
; CHECK-NEXT: addi 1, 1, 48
; CHECK-NEXT: blr
;
; CHECK64-LABEL: testReturnReg:
; CHECK64: # %bb.0: # %entry
; CHECK64-NEXT: std 23, -72(1) # 8-byte Folded Spill
; CHECK64-NEXT: li 23, 125
; CHECK64-NEXT: extsw 3, 23
; CHECK64-NEXT: ld 23, -72(1) # 8-byte Folded Reload
; CHECK64-NEXT: blr
entry:
tail call void @llvm.write_register.i32(metadata !1, i32 125)
%0 = tail call i32 @llvm.read_register.i32(metadata !1)
ret i32 %0
}
define dso_local void @testViaASM(i32 noundef signext %xx) {
; CHECK-LABEL: testViaASM:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stwu 1, -64(1)
; CHECK-NEXT: .cfi_def_cfa_offset 64
; CHECK-NEXT: .cfi_offset r20, -48
; CHECK-NEXT: stw 20, 16(1) # 4-byte Folded Spill
; CHECK-NEXT: mr 20, 3
; CHECK-NEXT: #APP
; CHECK-NEXT: addi 3, 1, 1
; CHECK-NEXT: #NO_APP
; CHECK-NEXT: lis 4, myGVal@ha
; CHECK-NEXT: stw 3, myGVal@l(4)
; CHECK-NEXT: lwz 20, 16(1) # 4-byte Folded Reload
; CHECK-NEXT: addi 1, 1, 64
; CHECK-NEXT: blr
;
; CHECK64-LABEL: testViaASM:
; CHECK64: # %bb.0: # %entry
; CHECK64-NEXT: std 20, -96(1) # 8-byte Folded Spill
; CHECK64-NEXT: mr 20, 3
; CHECK64-NEXT: #APP
; CHECK64-NEXT: addi 3, 1, 1
; CHECK64-NEXT: #NO_APP
; CHECK64-NEXT: addis 4, 2, myGVal@toc@ha
; CHECK64-NEXT: addi 4, 4, myGVal@toc@l
; CHECK64-NEXT: stw 3, 0(4)
; CHECK64-NEXT: ld 20, -96(1) # 8-byte Folded Reload
; CHECK64-NEXT: blr
entry:
tail call void @llvm.write_register.i32(metadata !2, i32 %xx)
%0 = tail call i32 @llvm.read_register.i32(metadata !2)
%1 = tail call i32 asm "addi $0, $2, $2", "=r,{r20},K"(i32 %0, i32 1)
store i32 %1, ptr @myGVal, align 4
ret void
}
!0 = !{!"r5"}
!1 = !{!"r23"}
!2 = !{!"r20"}
|
