1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=powerpc64le -mcpu=pwr9 < %s | FileCheck %s
define float @frem32(float %a, float %b) {
; CHECK-LABEL: frem32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mflr 0
; CHECK-NEXT: stdu 1, -32(1)
; CHECK-NEXT: std 0, 48(1)
; CHECK-NEXT: .cfi_def_cfa_offset 32
; CHECK-NEXT: .cfi_offset lr, 16
; CHECK-NEXT: bl fmodf
; CHECK-NEXT: nop
; CHECK-NEXT: addi 1, 1, 32
; CHECK-NEXT: ld 0, 16(1)
; CHECK-NEXT: mtlr 0
; CHECK-NEXT: blr
entry:
%rem = frem fast float %a, %b
ret float %rem
}
define double @frem64(double %a, double %b) {
; CHECK-LABEL: frem64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mflr 0
; CHECK-NEXT: stdu 1, -32(1)
; CHECK-NEXT: std 0, 48(1)
; CHECK-NEXT: .cfi_def_cfa_offset 32
; CHECK-NEXT: .cfi_offset lr, 16
; CHECK-NEXT: bl fmod
; CHECK-NEXT: nop
; CHECK-NEXT: addi 1, 1, 32
; CHECK-NEXT: ld 0, 16(1)
; CHECK-NEXT: mtlr 0
; CHECK-NEXT: blr
entry:
%rem = frem fast double %a, %b
ret double %rem
}
define <4 x float> @frem4x32(<4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: frem4x32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mflr 0
; CHECK-NEXT: stdu 1, -96(1)
; CHECK-NEXT: std 0, 112(1)
; CHECK-NEXT: .cfi_def_cfa_offset 96
; CHECK-NEXT: .cfi_offset lr, 16
; CHECK-NEXT: .cfi_offset v28, -64
; CHECK-NEXT: .cfi_offset v29, -48
; CHECK-NEXT: .cfi_offset v30, -32
; CHECK-NEXT: .cfi_offset v31, -16
; CHECK-NEXT: xxsldwi 0, 34, 34, 3
; CHECK-NEXT: stxv 60, 32(1) # 16-byte Folded Spill
; CHECK-NEXT: xscvspdpn 1, 0
; CHECK-NEXT: xxsldwi 0, 35, 35, 3
; CHECK-NEXT: stxv 61, 48(1) # 16-byte Folded Spill
; CHECK-NEXT: stxv 62, 64(1) # 16-byte Folded Spill
; CHECK-NEXT: stxv 63, 80(1) # 16-byte Folded Spill
; CHECK-NEXT: xscvspdpn 2, 0
; CHECK-NEXT: vmr 31, 3
; CHECK-NEXT: vmr 30, 2
; CHECK-NEXT: bl fmodf
; CHECK-NEXT: nop
; CHECK-NEXT: xxsldwi 0, 62, 62, 1
; CHECK-NEXT: xscpsgndp 61, 1, 1
; CHECK-NEXT: xscvspdpn 1, 0
; CHECK-NEXT: xxsldwi 0, 63, 63, 1
; CHECK-NEXT: xscvspdpn 2, 0
; CHECK-NEXT: bl fmodf
; CHECK-NEXT: nop
; CHECK-NEXT: xxmrghd 0, 1, 61
; CHECK-NEXT: xscvspdpn 1, 62
; CHECK-NEXT: xscvspdpn 2, 63
; CHECK-NEXT: xvcvdpsp 60, 0
; CHECK-NEXT: bl fmodf
; CHECK-NEXT: nop
; CHECK-NEXT: xxswapd 0, 62
; CHECK-NEXT: xscpsgndp 61, 1, 1
; CHECK-NEXT: xscvspdpn 1, 0
; CHECK-NEXT: xxswapd 0, 63
; CHECK-NEXT: xscvspdpn 2, 0
; CHECK-NEXT: bl fmodf
; CHECK-NEXT: nop
; CHECK-NEXT: xxmrghd 0, 61, 1
; CHECK-NEXT: lxv 63, 80(1) # 16-byte Folded Reload
; CHECK-NEXT: lxv 62, 64(1) # 16-byte Folded Reload
; CHECK-NEXT: lxv 61, 48(1) # 16-byte Folded Reload
; CHECK-NEXT: xvcvdpsp 34, 0
; CHECK-NEXT: vmrgew 2, 2, 28
; CHECK-NEXT: lxv 60, 32(1) # 16-byte Folded Reload
; CHECK-NEXT: addi 1, 1, 96
; CHECK-NEXT: ld 0, 16(1)
; CHECK-NEXT: mtlr 0
; CHECK-NEXT: blr
entry:
%rem = frem fast <4 x float> %a, %b
ret <4 x float> %rem
}
define <2 x double> @frem2x64(<2 x double> %a, <2 x double> %b) {
; CHECK-LABEL: frem2x64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mflr 0
; CHECK-NEXT: stdu 1, -80(1)
; CHECK-NEXT: std 0, 96(1)
; CHECK-NEXT: .cfi_def_cfa_offset 80
; CHECK-NEXT: .cfi_offset lr, 16
; CHECK-NEXT: .cfi_offset v29, -48
; CHECK-NEXT: .cfi_offset v30, -32
; CHECK-NEXT: .cfi_offset v31, -16
; CHECK-NEXT: stxv 62, 48(1) # 16-byte Folded Spill
; CHECK-NEXT: stxv 63, 64(1) # 16-byte Folded Spill
; CHECK-NEXT: vmr 31, 3
; CHECK-NEXT: xscpsgndp 2, 63, 63
; CHECK-NEXT: vmr 30, 2
; CHECK-NEXT: xscpsgndp 1, 62, 62
; CHECK-NEXT: stxv 61, 32(1) # 16-byte Folded Spill
; CHECK-NEXT: bl fmod
; CHECK-NEXT: nop
; CHECK-NEXT: xscpsgndp 61, 1, 1
; CHECK-NEXT: xxswapd 1, 62
; CHECK-NEXT: xxswapd 2, 63
; CHECK-NEXT: bl fmod
; CHECK-NEXT: nop
; CHECK-NEXT: xxmrghd 34, 61, 1
; CHECK-NEXT: lxv 63, 64(1) # 16-byte Folded Reload
; CHECK-NEXT: lxv 62, 48(1) # 16-byte Folded Reload
; CHECK-NEXT: lxv 61, 32(1) # 16-byte Folded Reload
; CHECK-NEXT: addi 1, 1, 80
; CHECK-NEXT: ld 0, 16(1)
; CHECK-NEXT: mtlr 0
; CHECK-NEXT: blr
entry:
%rem = frem fast <2 x double> %a, %b
ret <2 x double> %rem
}
|
