1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 | FileCheck %s --check-prefix=PPC64
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -mtriple=powerpc64-ibm-aix-xcoff -mcpu=pwr7 | FileCheck %s --check-prefix=PPC64
@a = global i8 1, align 1
@b = global i16 2, align 2
@c = global i32 4, align 4
define void @t1() nounwind {
; PPC64: t1
%1 = load i8, ptr @a, align 1
call void @foo1(i8 zeroext %1)
; PPC64: lbz
; PPC64-NOT: rldicl
; PPC64-NOT: rlwinm
ret void
}
define void @t2() nounwind {
; PPC64: t2
%1 = load i16, ptr @b, align 2
call void @foo2(i16 zeroext %1)
; PPC64: lhz
; PPC64-NOT: rldicl
; PPC64-NOT: rlwinm
ret void
}
define void @t2a() nounwind {
; PPC64: t2a
%1 = load i32, ptr @c, align 4
call void @foo3(i32 zeroext %1)
; PPC64: lwz
; PPC64-NOT: rldicl
; PPC64-NOT: rlwinm
ret void
}
declare void @foo1(i8 zeroext)
declare void @foo2(i16 zeroext)
declare void @foo3(i32 zeroext)
define i32 @t3() nounwind {
; PPC64: t3
%1 = load i8, ptr @a, align 1
%2 = zext i8 %1 to i32
; PPC64: lbz
; PPC64-NOT: rlwinm
ret i32 %2
}
define i32 @t4() nounwind {
; PPC64: t4
%1 = load i16, ptr @b, align 2
%2 = zext i16 %1 to i32
; PPC64: lhz
; PPC64-NOT: rlwinm
ret i32 %2
}
define i32 @t5() nounwind {
; PPC64: t5
%1 = load i16, ptr @b, align 2
%2 = sext i16 %1 to i32
; PPC64: lha
; PPC64-NOT: rlwinm
ret i32 %2
}
define i32 @t6() nounwind {
; PPC64: t6
%1 = load i8, ptr @a, align 2
%2 = sext i8 %1 to i32
; PPC64: lbz
; PPC64-NOT: rlwinm
ret i32 %2
}
define i64 @t7() nounwind {
; PPC64: t7
%1 = load i8, ptr @a, align 1
%2 = zext i8 %1 to i64
; PPC64: lbz
; PPC64-NOT: rldicl
ret i64 %2
}
define i64 @t8() nounwind {
; PPC64: t8
%1 = load i16, ptr @b, align 2
%2 = zext i16 %1 to i64
; PPC64: lhz
; PPC64-NOT: rldicl
ret i64 %2
}
define i64 @t9() nounwind {
; PPC64: t9
%1 = load i16, ptr @b, align 2
%2 = sext i16 %1 to i64
; PPC64: lha
; PPC64-NOT: extsh
ret i64 %2
}
define i64 @t10() nounwind {
; PPC64: t10
%1 = load i8, ptr @a, align 2
%2 = sext i8 %1 to i64
; PPC64: lbz
; PPC64: extsb
ret i64 %2
}
define i64 @t11() nounwind {
; PPC64: t11
%1 = load i32, ptr @c, align 4
%2 = zext i32 %1 to i64
; PPC64: lwz
; PPC64-NOT: rldicl
ret i64 %2
}
define i64 @t12() nounwind {
; PPC64: t12
%1 = load i32, ptr @c, align 4
%2 = sext i32 %1 to i64
; PPC64: lwa
; PPC64-NOT: extsw
ret i64 %2
}
|
