aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/PowerPC/combine-sext-and-shl-after-isel.ll
blob: 00a77f92c0413ad71cc1d23d4b75950f1083cb7d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mcpu=pwr8 -mtriple=powerpc64le-unknown-unknown \
; RUN:   -ppc-asm-full-reg-names -verify-machineinstrs -O2 < %s | FileCheck %s
; RUN: llc -mcpu=pwr8 -mtriple=powerpc64-unknown-unknown \
; RUN:   -ppc-asm-full-reg-names -verify-machineinstrs -O2 < %s | FileCheck %s \
; RUN:   --check-prefix=CHECK-BE
; RUN: llc -mcpu=pwr9 -mtriple=powerpc64le-unknown-unknown \
; RUN:   -ppc-asm-full-reg-names -verify-machineinstrs -O2 < %s | FileCheck %s \
; RUN:   --check-prefix=CHECK-P9
; RUN: llc -mcpu=pwr9 -mtriple=powerpc64-unknown-unknown \
; RUN:   -ppc-asm-full-reg-names -verify-machineinstrs -O2 < %s | FileCheck %s \
; RUN:   --check-prefix=CHECK-P9-BE
define dso_local i32 @poc(ptr %base, i32 %index, i1 %flag, i32 %default) {
; CHECK-LABEL: poc:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    andi. r5, r5, 1
; CHECK-NEXT:    bc 4, gt, .LBB0_2
; CHECK-NEXT:  # %bb.1: # %true
; CHECK-NEXT:    extsw r4, r4
; CHECK-NEXT:    sldi r4, r4, 2
; CHECK-NEXT:    lwzx r3, r3, r4
; CHECK-NEXT:    blr
; CHECK-NEXT:  .LBB0_2: # %false
; CHECK-NEXT:    mr r3, r6
; CHECK-NEXT:    blr
;
; CHECK-BE-LABEL: poc:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    andi. r5, r5, 1
; CHECK-BE-NEXT:    bc 4, gt, .LBB0_2
; CHECK-BE-NEXT:  # %bb.1: # %true
; CHECK-BE-NEXT:    extsw r4, r4
; CHECK-BE-NEXT:    sldi r4, r4, 2
; CHECK-BE-NEXT:    lwzx r3, r3, r4
; CHECK-BE-NEXT:    blr
; CHECK-BE-NEXT:  .LBB0_2: # %false
; CHECK-BE-NEXT:    mr r3, r6
; CHECK-BE-NEXT:    blr
;
; CHECK-P9-LABEL: poc:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    andi. r5, r5, 1
; CHECK-P9-NEXT:    bc 4, gt, .LBB0_2
; CHECK-P9-NEXT:  # %bb.1: # %true
; CHECK-P9-NEXT:    extswsli r4, r4, 2
; CHECK-P9-NEXT:    lwzx r3, r3, r4
; CHECK-P9-NEXT:    blr
; CHECK-P9-NEXT:  .LBB0_2: # %false
; CHECK-P9-NEXT:    mr r3, r6
; CHECK-P9-NEXT:    blr
;
; CHECK-P9-BE-LABEL: poc:
; CHECK-P9-BE:       # %bb.0: # %entry
; CHECK-P9-BE-NEXT:    andi. r5, r5, 1
; CHECK-P9-BE-NEXT:    bc 4, gt, .LBB0_2
; CHECK-P9-BE-NEXT:  # %bb.1: # %true
; CHECK-P9-BE-NEXT:    extswsli r4, r4, 2
; CHECK-P9-BE-NEXT:    lwzx r3, r3, r4
; CHECK-P9-BE-NEXT:    blr
; CHECK-P9-BE-NEXT:  .LBB0_2: # %false
; CHECK-P9-BE-NEXT:    mr r3, r6
; CHECK-P9-BE-NEXT:    blr
entry:
  %iconv = sext i32 %index to i64
  br i1 %flag, label %true, label %false

true:
  %ptr = getelementptr inbounds i32, ptr %base, i64 %iconv
  %value = load i32, ptr %ptr, align 4
  ret i32 %value

false:
  ret i32 %default
}

define dso_local i64 @poc_i64(ptr %base, i32 %index, i1 %flag, i64 %default) {
; CHECK-LABEL: poc_i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    andi. r5, r5, 1
; CHECK-NEXT:    bc 4, gt, .LBB1_2
; CHECK-NEXT:  # %bb.1: # %true
; CHECK-NEXT:    extsw r4, r4
; CHECK-NEXT:    sldi r4, r4, 3
; CHECK-NEXT:    ldx r3, r3, r4
; CHECK-NEXT:    blr
; CHECK-NEXT:  .LBB1_2: # %false
; CHECK-NEXT:    mr r3, r6
; CHECK-NEXT:    blr
;
; CHECK-BE-LABEL: poc_i64:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    andi. r5, r5, 1
; CHECK-BE-NEXT:    bc 4, gt, .LBB1_2
; CHECK-BE-NEXT:  # %bb.1: # %true
; CHECK-BE-NEXT:    extsw r4, r4
; CHECK-BE-NEXT:    sldi r4, r4, 3
; CHECK-BE-NEXT:    ldx r3, r3, r4
; CHECK-BE-NEXT:    blr
; CHECK-BE-NEXT:  .LBB1_2: # %false
; CHECK-BE-NEXT:    mr r3, r6
; CHECK-BE-NEXT:    blr
;
; CHECK-P9-LABEL: poc_i64:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    andi. r5, r5, 1
; CHECK-P9-NEXT:    bc 4, gt, .LBB1_2
; CHECK-P9-NEXT:  # %bb.1: # %true
; CHECK-P9-NEXT:    extswsli r4, r4, 3
; CHECK-P9-NEXT:    ldx r3, r3, r4
; CHECK-P9-NEXT:    blr
; CHECK-P9-NEXT:  .LBB1_2: # %false
; CHECK-P9-NEXT:    mr r3, r6
; CHECK-P9-NEXT:    blr
;
; CHECK-P9-BE-LABEL: poc_i64:
; CHECK-P9-BE:       # %bb.0: # %entry
; CHECK-P9-BE-NEXT:    andi. r5, r5, 1
; CHECK-P9-BE-NEXT:    bc 4, gt, .LBB1_2
; CHECK-P9-BE-NEXT:  # %bb.1: # %true
; CHECK-P9-BE-NEXT:    extswsli r4, r4, 3
; CHECK-P9-BE-NEXT:    ldx r3, r3, r4
; CHECK-P9-BE-NEXT:    blr
; CHECK-P9-BE-NEXT:  .LBB1_2: # %false
; CHECK-P9-BE-NEXT:    mr r3, r6
; CHECK-P9-BE-NEXT:    blr
entry:
  %iconv = sext i32 %index to i64
  br i1 %flag, label %true, label %false

true:
  %ptr = getelementptr inbounds i64, ptr %base, i64 %iconv
  %value = load i64, ptr %ptr, align 8
  ret i64 %value

false:
  ret i64 %default
}

define dso_local i64 @no_extswsli(ptr %base, i32 %index, i1 %flag) {
; CHECK-LABEL: no_extswsli:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    extsw r4, r4
; CHECK-NEXT:    andi. r5, r5, 1
; CHECK-NEXT:    bc 4, gt, .LBB2_2
; CHECK-NEXT:  # %bb.1: # %true
; CHECK-NEXT:    sldi r4, r4, 3
; CHECK-NEXT:    ldx r3, r3, r4
; CHECK-NEXT:    blr
; CHECK-NEXT:  .LBB2_2: # %false
; CHECK-NEXT:    mr r3, r4
; CHECK-NEXT:    blr
;
; CHECK-BE-LABEL: no_extswsli:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    extsw r4, r4
; CHECK-BE-NEXT:    andi. r5, r5, 1
; CHECK-BE-NEXT:    bc 4, gt, .LBB2_2
; CHECK-BE-NEXT:  # %bb.1: # %true
; CHECK-BE-NEXT:    sldi r4, r4, 3
; CHECK-BE-NEXT:    ldx r3, r3, r4
; CHECK-BE-NEXT:    blr
; CHECK-BE-NEXT:  .LBB2_2: # %false
; CHECK-BE-NEXT:    mr r3, r4
; CHECK-BE-NEXT:    blr
;
; CHECK-P9-LABEL: no_extswsli:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    extsw r4, r4
; CHECK-P9-NEXT:    andi. r5, r5, 1
; CHECK-P9-NEXT:    bc 4, gt, .LBB2_2
; CHECK-P9-NEXT:  # %bb.1: # %true
; CHECK-P9-NEXT:    sldi r4, r4, 3
; CHECK-P9-NEXT:    ldx r3, r3, r4
; CHECK-P9-NEXT:    blr
; CHECK-P9-NEXT:  .LBB2_2: # %false
; CHECK-P9-NEXT:    mr r3, r4
; CHECK-P9-NEXT:    blr
;
; CHECK-P9-BE-LABEL: no_extswsli:
; CHECK-P9-BE:       # %bb.0: # %entry
; CHECK-P9-BE-NEXT:    extsw r4, r4
; CHECK-P9-BE-NEXT:    andi. r5, r5, 1
; CHECK-P9-BE-NEXT:    bc 4, gt, .LBB2_2
; CHECK-P9-BE-NEXT:  # %bb.1: # %true
; CHECK-P9-BE-NEXT:    sldi r4, r4, 3
; CHECK-P9-BE-NEXT:    ldx r3, r3, r4
; CHECK-P9-BE-NEXT:    blr
; CHECK-P9-BE-NEXT:  .LBB2_2: # %false
; CHECK-P9-BE-NEXT:    mr r3, r4
; CHECK-P9-BE-NEXT:    blr
entry:
  %iconv = sext i32 %index to i64
  br i1 %flag, label %true, label %false

true:
  %ptr = getelementptr inbounds i64, ptr %base, i64 %iconv
  %value = load i64, ptr %ptr, align 8
  ret i64 %value

false:
  ret i64 %iconv
}

define hidden void @testCaller(i1 %incond) local_unnamed_addr align 2 nounwind {
; CHECK-LABEL: testCaller:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mfocrf r12, 32
; CHECK-NEXT:    stw r12, 8(r1)
; CHECK-NEXT:    mflr r0
; CHECK-NEXT:    stdu r1, -64(r1)
; CHECK-NEXT:    std r0, 80(r1)
; CHECK-NEXT:    std r30, 48(r1) # 8-byte Folded Spill
; CHECK-NEXT:    andi. r3, r3, 1
; CHECK-NEXT:    li r3, -1
; CHECK-NEXT:    li r30, 0
; CHECK-NEXT:    crmove 4*cr2+lt, gt
; CHECK-NEXT:    std r29, 40(r1) # 8-byte Folded Spill
; CHECK-NEXT:    b .LBB3_2
; CHECK-NEXT:    .p2align 4
; CHECK-NEXT:  .LBB3_1: # %if.end116
; CHECK-NEXT:    #
; CHECK-NEXT:    bl callee
; CHECK-NEXT:    nop
; CHECK-NEXT:    mr r3, r29
; CHECK-NEXT:  .LBB3_2: # %cond.end.i.i
; CHECK-NEXT:    # =>This Loop Header: Depth=1
; CHECK-NEXT:    # Child Loop BB3_3 Depth 2
; CHECK-NEXT:    lwz r29, 0(r3)
; CHECK-NEXT:    li r5, 0
; CHECK-NEXT:    extsw r4, r29
; CHECK-NEXT:    .p2align 5
; CHECK-NEXT:  .LBB3_3: # %while.body5.i
; CHECK-NEXT:    # Parent Loop BB3_2 Depth=1
; CHECK-NEXT:    # => This Inner Loop Header: Depth=2
; CHECK-NEXT:    addi r5, r5, -1
; CHECK-NEXT:    cmpwi r5, 0
; CHECK-NEXT:    bgt cr0, .LBB3_3
; CHECK-NEXT:  # %bb.4: # %while.cond12.preheader.i
; CHECK-NEXT:    #
; CHECK-NEXT:    bc 12, 4*cr2+lt, .LBB3_1
; CHECK-NEXT:  # %bb.5: # %for.cond99.preheader
; CHECK-NEXT:    #
; CHECK-NEXT:    ld r5, 0(r3)
; CHECK-NEXT:    sldi r4, r4, 2
; CHECK-NEXT:    stw r3, 0(r3)
; CHECK-NEXT:    stwx r30, r5, r4
; CHECK-NEXT:    b .LBB3_1
;
; CHECK-BE-LABEL: testCaller:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    mfcr r12
; CHECK-BE-NEXT:    stw r12, 8(r1)
; CHECK-BE-NEXT:    mflr r0
; CHECK-BE-NEXT:    stdu r1, -80(r1)
; CHECK-BE-NEXT:    std r0, 96(r1)
; CHECK-BE-NEXT:    std r30, 64(r1) # 8-byte Folded Spill
; CHECK-BE-NEXT:    andi. r3, r3, 1
; CHECK-BE-NEXT:    li r3, -1
; CHECK-BE-NEXT:    li r30, 0
; CHECK-BE-NEXT:    crmove 4*cr2+lt, gt
; CHECK-BE-NEXT:    std r29, 56(r1) # 8-byte Folded Spill
; CHECK-BE-NEXT:    b .LBB3_2
; CHECK-BE-NEXT:    .p2align 4
; CHECK-BE-NEXT:  .LBB3_1: # %if.end116
; CHECK-BE-NEXT:    #
; CHECK-BE-NEXT:    bl callee
; CHECK-BE-NEXT:    nop
; CHECK-BE-NEXT:    mr r3, r29
; CHECK-BE-NEXT:  .LBB3_2: # %cond.end.i.i
; CHECK-BE-NEXT:    # =>This Loop Header: Depth=1
; CHECK-BE-NEXT:    # Child Loop BB3_3 Depth 2
; CHECK-BE-NEXT:    lwz r29, 0(r3)
; CHECK-BE-NEXT:    li r5, 0
; CHECK-BE-NEXT:    extsw r4, r29
; CHECK-BE-NEXT:    .p2align 5
; CHECK-BE-NEXT:  .LBB3_3: # %while.body5.i
; CHECK-BE-NEXT:    # Parent Loop BB3_2 Depth=1
; CHECK-BE-NEXT:    # => This Inner Loop Header: Depth=2
; CHECK-BE-NEXT:    addi r5, r5, -1
; CHECK-BE-NEXT:    cmpwi r5, 0
; CHECK-BE-NEXT:    bgt cr0, .LBB3_3
; CHECK-BE-NEXT:  # %bb.4: # %while.cond12.preheader.i
; CHECK-BE-NEXT:    #
; CHECK-BE-NEXT:    bc 12, 4*cr2+lt, .LBB3_1
; CHECK-BE-NEXT:  # %bb.5: # %for.cond99.preheader
; CHECK-BE-NEXT:    #
; CHECK-BE-NEXT:    ld r5, 0(r3)
; CHECK-BE-NEXT:    sldi r4, r4, 2
; CHECK-BE-NEXT:    stw r3, 0(r3)
; CHECK-BE-NEXT:    stwx r30, r5, r4
; CHECK-BE-NEXT:    b .LBB3_1
;
; CHECK-P9-LABEL: testCaller:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    mfocrf r12, 32
; CHECK-P9-NEXT:    mflr r0
; CHECK-P9-NEXT:    stw r12, 8(r1)
; CHECK-P9-NEXT:    stdu r1, -64(r1)
; CHECK-P9-NEXT:    andi. r3, r3, 1
; CHECK-P9-NEXT:    std r0, 80(r1)
; CHECK-P9-NEXT:    std r30, 48(r1) # 8-byte Folded Spill
; CHECK-P9-NEXT:    li r3, -1
; CHECK-P9-NEXT:    li r30, 0
; CHECK-P9-NEXT:    std r29, 40(r1) # 8-byte Folded Spill
; CHECK-P9-NEXT:    crmove 4*cr2+lt, gt
; CHECK-P9-NEXT:    b .LBB3_2
; CHECK-P9-NEXT:    .p2align 4
; CHECK-P9-NEXT:  .LBB3_1: # %if.end116
; CHECK-P9-NEXT:    #
; CHECK-P9-NEXT:    bl callee
; CHECK-P9-NEXT:    nop
; CHECK-P9-NEXT:    mr r3, r29
; CHECK-P9-NEXT:  .LBB3_2: # %cond.end.i.i
; CHECK-P9-NEXT:    # =>This Loop Header: Depth=1
; CHECK-P9-NEXT:    # Child Loop BB3_3 Depth 2
; CHECK-P9-NEXT:    lwz r29, 0(r3)
; CHECK-P9-NEXT:    li r4, 0
; CHECK-P9-NEXT:    .p2align 5
; CHECK-P9-NEXT:  .LBB3_3: # %while.body5.i
; CHECK-P9-NEXT:    # Parent Loop BB3_2 Depth=1
; CHECK-P9-NEXT:    # => This Inner Loop Header: Depth=2
; CHECK-P9-NEXT:    addi r4, r4, -1
; CHECK-P9-NEXT:    cmpwi r4, 0
; CHECK-P9-NEXT:    bgt cr0, .LBB3_3
; CHECK-P9-NEXT:  # %bb.4: # %while.cond12.preheader.i
; CHECK-P9-NEXT:    #
; CHECK-P9-NEXT:    bc 12, 4*cr2+lt, .LBB3_1
; CHECK-P9-NEXT:  # %bb.5: # %for.cond99.preheader
; CHECK-P9-NEXT:    #
; CHECK-P9-NEXT:    ld r4, 0(r3)
; CHECK-P9-NEXT:    extswsli r5, r29, 2
; CHECK-P9-NEXT:    stw r3, 0(r3)
; CHECK-P9-NEXT:    stwx r30, r4, r5
; CHECK-P9-NEXT:    b .LBB3_1
;
; CHECK-P9-BE-LABEL: testCaller:
; CHECK-P9-BE:       # %bb.0: # %entry
; CHECK-P9-BE-NEXT:    mfcr r12
; CHECK-P9-BE-NEXT:    mflr r0
; CHECK-P9-BE-NEXT:    stw r12, 8(r1)
; CHECK-P9-BE-NEXT:    stdu r1, -80(r1)
; CHECK-P9-BE-NEXT:    andi. r3, r3, 1
; CHECK-P9-BE-NEXT:    std r0, 96(r1)
; CHECK-P9-BE-NEXT:    std r30, 64(r1) # 8-byte Folded Spill
; CHECK-P9-BE-NEXT:    li r3, -1
; CHECK-P9-BE-NEXT:    li r30, 0
; CHECK-P9-BE-NEXT:    std r29, 56(r1) # 8-byte Folded Spill
; CHECK-P9-BE-NEXT:    crmove 4*cr2+lt, gt
; CHECK-P9-BE-NEXT:    b .LBB3_2
; CHECK-P9-BE-NEXT:    .p2align 4
; CHECK-P9-BE-NEXT:  .LBB3_1: # %if.end116
; CHECK-P9-BE-NEXT:    #
; CHECK-P9-BE-NEXT:    bl callee
; CHECK-P9-BE-NEXT:    nop
; CHECK-P9-BE-NEXT:    mr r3, r29
; CHECK-P9-BE-NEXT:  .LBB3_2: # %cond.end.i.i
; CHECK-P9-BE-NEXT:    # =>This Loop Header: Depth=1
; CHECK-P9-BE-NEXT:    # Child Loop BB3_3 Depth 2
; CHECK-P9-BE-NEXT:    lwz r29, 0(r3)
; CHECK-P9-BE-NEXT:    li r4, 0
; CHECK-P9-BE-NEXT:    .p2align 5
; CHECK-P9-BE-NEXT:  .LBB3_3: # %while.body5.i
; CHECK-P9-BE-NEXT:    # Parent Loop BB3_2 Depth=1
; CHECK-P9-BE-NEXT:    # => This Inner Loop Header: Depth=2
; CHECK-P9-BE-NEXT:    addi r4, r4, -1
; CHECK-P9-BE-NEXT:    cmpwi r4, 0
; CHECK-P9-BE-NEXT:    bgt cr0, .LBB3_3
; CHECK-P9-BE-NEXT:  # %bb.4: # %while.cond12.preheader.i
; CHECK-P9-BE-NEXT:    #
; CHECK-P9-BE-NEXT:    bc 12, 4*cr2+lt, .LBB3_1
; CHECK-P9-BE-NEXT:  # %bb.5: # %for.cond99.preheader
; CHECK-P9-BE-NEXT:    #
; CHECK-P9-BE-NEXT:    ld r4, 0(r3)
; CHECK-P9-BE-NEXT:    extswsli r5, r29, 2
; CHECK-P9-BE-NEXT:    stw r3, 0(r3)
; CHECK-P9-BE-NEXT:    stwx r30, r4, r5
; CHECK-P9-BE-NEXT:    b .LBB3_1
entry:
  br label %exit

exit: ; preds = %entry
  br label %cond.end.i.i

cond.end.i.i:                                     ; preds = %if.end116, %exit
  %CurrentState.0566 = phi i32 [ %CurrentState.2, %if.end116 ], [ -1, %exit ]
  %0 = load i32, ptr poison, align 8
  br label %while.body5.i

while.cond12.preheader.i:                         ; preds = %while.body5.i
  br i1 %incond, label %if.end116, label %for.cond99.preheader

while.body5.i:                                    ; preds = %while.body5.i, %cond.end.i.i
  %Test.012.i = phi i32 [ 0, %cond.end.i.i ], [ %dec10.i, %while.body5.i ]
  %dec10.i = add nsw i32 %Test.012.i, -1
  %cmp4.i = icmp slt i32 0, %dec10.i
  br i1 %cmp4.i, label %while.body5.i, label %while.cond12.preheader.i

for.cond99.preheader:                             ; preds = %while.cond12.preheader.i
  %1 = load ptr, ptr poison, align 8
  %conv103 = sext i32 %0 to i64
  %arrayidx.i426 = getelementptr inbounds i32, ptr %1, i64 %conv103
  store i32 0, ptr %arrayidx.i426, align 4
  store i32 %CurrentState.0566, ptr poison, align 8
  br label %if.end116

if.end116:                                        ; preds = %for.cond99.preheader, %while.cond12.preheader.i
  %CurrentState.2 = phi i32 [ %0, %while.cond12.preheader.i ], [ poison, %for.cond99.preheader ]
  call fastcc void @callee()
  br label %cond.end.i.i
}
declare dso_local fastcc void @callee() unnamed_addr align 2