mfi-parse-error-scratch-rsrc-reg.mir\AMDGPU\MIR\CodeGen\test\llvm - rocket-tools/riscv-gnu-toolchain/llvm.git - Unnamed repository; edit this file 'description' to name the repository.

index : rocket-tools/riscv-gnu-toolchain/llvm.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/llvm/test/CodeGen/MIR/AMDGPU/mfi-parse-error-scratch-rsrc-reg.mir

blob: 6f12a875ecb32e2f88ac6a85541e81ce73a14c44 (plain)

# RUN: not llc -mtriple=amdgcn -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
---
name: empty_scratch_rsrc_reg
machineFunctionInfo:
  scratchRSrcReg:  ''
# CHECK: :[[@LINE-1]]:{{[0-9]+}}: expected a named register
body:             |
  bb.0:

    S_ENDPGM
...