aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/M68k/CConv/c-args.ll
blob: c7e356ef349b66eab33caa9b104caa12f8b1c491 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=m68k-pc-linux -relocation-model=pic -verify-machineinstrs | FileCheck %s

;
; C Call passes all arguments on stack ...

define void @test1(ptr nocapture %out, i32 %in) nounwind {
; CHECK-LABEL: test1:
; CHECK:       ; %bb.0: ; %entry
; CHECK-NEXT:    move.l (4,%sp), %a0
; CHECK-NEXT:    move.l (8,%sp), (%a0)
; CHECK-NEXT:    rts
entry:
  store i32 %in, ptr %out, align 4
  ret void
}

define void @test2(ptr nocapture %pOut, ptr nocapture %pIn) nounwind {
; CHECK-LABEL: test2:
; CHECK:       ; %bb.0: ; %entry
; CHECK-NEXT:    move.l (8,%sp), %a0
; CHECK-NEXT:    move.l (4,%sp), %a1
; CHECK-NEXT:    move.l (%a0), (%a1)
; CHECK-NEXT:    rts
entry:
  %0 = load i32, ptr %pIn, align 4
  store i32 %0, ptr %pOut, align 4
  ret void
}

define void @test3(ptr nocapture %out, i8 %in) nounwind {
; CHECK-LABEL: test3:
; CHECK:       ; %bb.0: ; %entry
; CHECK-NEXT:    move.l (4,%sp), %a0
; CHECK-NEXT:    move.b (11,%sp), (%a0)
; CHECK-NEXT:    rts
entry:
  store i8 %in, ptr %out, align 1
  ret void
}

define void @test4(ptr nocapture %out, i16 %in) nounwind {
; CHECK-LABEL: test4:
; CHECK:       ; %bb.0: ; %entry
; CHECK-NEXT:    move.l (4,%sp), %a0
; CHECK-NEXT:    move.w (10,%sp), (%a0)
; CHECK-NEXT:    rts
entry:
  store i16 %in, ptr %out, align 2
  ret void
}

define i8 @test5(i8 %a, i8 %b) nounwind {
; CHECK-LABEL: test5:
; CHECK:       ; %bb.0: ; %entry
; CHECK-NEXT:    move.b (7,%sp), %d0
; CHECK-NEXT:    add.b (11,%sp), %d0
; CHECK-NEXT:    rts
entry:
  %add = add i8 %a, %b
  ret i8 %add
}

define i16 @test6(i16 %a, i16 %b) nounwind {
; CHECK-LABEL: test6:
; CHECK:       ; %bb.0: ; %entry
; CHECK-NEXT:    move.w (6,%sp), %d0
; CHECK-NEXT:    add.w (10,%sp), %d0
; CHECK-NEXT:    rts
entry:
  %add = add i16 %a, %b
  ret i16 %add
}