llvm/test/CodeGen/LoongArch/get-reg-error-la32.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: not llc < %s --mtriple=loongarch32 -mattr=+d 2>&1 | FileCheck %s

define i64 @read_sp() nounwind {
entry:
; CHECK: On LA32, only 32-bit registers can be read.
  %a1 = call i64 @llvm.read_register.i64(metadata !0)
  ret i64 %a1
}

define void @write_sp(i64 %val) nounwind {
entry:
; CHECK: On LA32, only 32-bit registers can be written.
  call void @llvm.write_register.i64(metadata !0, i64 %val)
  ret void
}

declare i64 @llvm.read_register.i64(metadata) nounwind
declare void @llvm.write_register.i64(metadata, i64) nounwind

!0 = !{!"$sp\00"}