aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/Hexagon/inline-asm-i1.ll
blob: 34213730a5bb3d7d5676ff67154b1c2c4201f99a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
; RUN: llc -mtriple=hexagon < %s | FileCheck %s
; CHECK: r[[REG0:[0-9]+]] = usr
; CHECK: [[REG0]] = insert(r{{[0-9]+}},#1,#16)

target triple = "hexagon"

define hidden void @fred() #0 {
entry:
  %0 = call { i32, i32 } asm sideeffect " $0 = usr\0A $1 = $2\0A $0 = insert($1, #1, #16)\0Ausr = $0 \0A", "=&r,=&r,r"(i1 undef) #1
  ret void
}

attributes #0 = { nounwind "target-cpu"="hexagonv60" }
attributes #1 = { nounwind }