aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/Hexagon/combine_ir.ll
blob: 2f5f490b46c8f1675f3925ec557a1fe7619df9e3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
; RUN: llc -mtriple=hexagon -disable-hsdr < %s | FileCheck %s

declare void @bar(i64)

; CHECK-LABEL: halfword:
; CHECK: combine(#0

define void @halfword(ptr nocapture %a) nounwind {
entry:
  %0 = load i16, ptr %a, align 2
  %1 = zext i16 %0 to i64
  %add.ptr = getelementptr inbounds i16, ptr %a, i32 1
  %2 = load i16, ptr %add.ptr, align 2
  %3 = zext i16 %2 to i64
  %4 = shl nuw nsw i64 %3, 16
  %ins = or i64 %4, %1
  tail call void @bar(i64 %ins) nounwind
  ret void
}

; CHECK-LABEL: byte:
; CHECK: combine(#0

define void @byte(ptr nocapture %a) nounwind {
entry:
  %0 = load i8, ptr %a, align 1
  %1 = zext i8 %0 to i64
  %add.ptr = getelementptr inbounds i8, ptr %a, i32 1
  %2 = load i8, ptr %add.ptr, align 1
  %3 = zext i8 %2 to i64
  %4 = shl nuw nsw i64 %3, 8
  %ins = or i64 %4, %1
  tail call void @bar(i64 %ins) nounwind
  ret void
}