llvm/test/CodeGen/Hexagon/base-offset-addr.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

; RUN: llc -mtriple=hexagon -enable-aa-sched-mi < %s
; REQUIRES: asserts

; Make sure the base is a register and not an address.

define fastcc void @Get_lsp_pol(ptr nocapture %f) #0 {
entry:
  %f5 = alloca i32, align 4
  %arrayidx103 = getelementptr inbounds i32, ptr %f, i32 4
  store i32 0, ptr %arrayidx103, align 4
  %f5.0.load185 = load volatile i32, ptr %f5, align 4
  ret void
}

attributes #0 = { nounwind "less-precise-fpmad"="false" "frame-pointer"="all" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }