aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/Generic/MIRDebugify/check-line-and-variables.ll
blob: 9033fd2f147c47f7f7214f36e693f885c0511e1b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
; RUN: llc -debugify-check-and-strip-all-safe -o - %s 2>&1 | FileCheck %s

; ModuleID = 'main.c'
source_filename = "main.c"

@ga = dso_local global i32 2, align 4

define dso_local i32 @foo(i32 %a, i32 %b) {
entry:
  %a.addr = alloca i32, align 4
  %b.addr = alloca i32, align 4
  %c = alloca i32, align 4
  store i32 %a, ptr %a.addr, align 4
  store i32 %b, ptr %b.addr, align 4
  %0 = load i32, ptr %a.addr, align 4
  %1 = load i32, ptr %b.addr, align 4
  %add = add nsw i32 %0, %1
  store i32 %add, ptr %c, align 4
  %2 = load i32, ptr %c, align 4
  %mul = mul nsw i32 %2, 2
  store i32 %mul, ptr @ga, align 4
  %3 = load i32, ptr %c, align 4
  ret i32 %3
}

; Different Back-Ends may have different number of passes, here we only
; check two of them to make sure -debugify-check-and-strip-all-safe works.
;CHECK: Machine IR debug info check: PASS
;CHECK: Machine IR debug info check: PASS