llvm/test/CodeGen/AVR/neg.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=avr | FileCheck %s

define i8 @neg8(i8 %x) {
; CHECK-LABEL: neg8:
; CHECK:       ; %bb.0:
; CHECK-NEXT:    neg r24
; CHECK-NEXT:    ret
  %sub = sub i8 0, %x
  ret i8 %sub
}

define i16 @neg16(i16 %x) {
; CHECK-LABEL: neg16:
; CHECK:       ; %bb.0:
; CHECK-NEXT:    neg r25
; CHECK-NEXT:    neg r24
; CHECK-NEXT:    sbc r25, r1
; CHECK-NEXT:    ret
  %sub = sub i16 0, %x
  ret i16 %sub
}