aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/AVR/ldd-immediate-overflow.ll
blob: 79c901d581e46d397a29b651d1d9814316701b95 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
; RUN: llc -mtriple=avr -filetype=asm -O1 < %s | FileCheck %s

define void @check60(ptr %1) {
; CHECK-LABEL: check60:
; CHECK-NEXT: %bb.0
; CHECK-NEXT: mov r30, r24
; CHECK-NEXT: mov r31, r25
; CHECK-NEXT: ldd r24, Z+60
; CHECK-NEXT: ldd r25, Z+61
; CHECK-NEXT: ldd r18, Z+62
; CHECK-NEXT: ldd r19, Z+63
; CHECK-NEXT: sts 3, r19
; CHECK-NEXT: sts 2, r18
; CHECK-NEXT: sts 1, r25
; CHECK-NEXT: sts 0, r24
; CHECK-NEXT: ret

bb0:
  %2 = getelementptr i8, ptr %1, i16 60
  %3 = load i32, ptr %2, align 1
  store i32 %3, ptr null, align 1
  ret void
}

define void @check61(ptr %1) {
; CHECK-LABEL: check61:
; CHECK-NEXT: %bb.0
; CHECK-NEXT: mov r30, r24
; CHECK-NEXT: mov r31, r25
; CHECK-NEXT: ldd r18, Z+61
; CHECK-NEXT: ldd r19, Z+62
; CHECK-NEXT: adiw r24, 63
; CHECK-NEXT: mov r30, r24
; CHECK-NEXT: mov r31, r25
; CHECK-NEXT: ld r24, Z
; CHECK-NEXT: ldd r25, Z+1
; CHECK-NEXT: sts 3, r25
; CHECK-NEXT: sts 2, r24
; CHECK-NEXT: sts 1, r19
; CHECK-NEXT: sts 0, r18
; CHECK-NEXT: ret

bb0:
  %2 = getelementptr i8, ptr %1, i16 61
  %3 = load i32, ptr %2, align 1
  store i32 %3, ptr null, align 1
  ret void
}

define void @check62(ptr %1) {
; CHECK-LABEL: check62:
; CHECK-NEXT: %bb.0
; CHECK-NEXT: mov r30, r24
; CHECK-NEXT: mov r31, r25
; CHECK-NEXT: ldd r18, Z+62
; CHECK-NEXT: ldd r19, Z+63
; CHECK-NEXT: adiw r24, 62
; CHECK-NEXT: mov r30, r24
; CHECK-NEXT: mov r31, r25
; CHECK-NEXT: ldd r24, Z+2
; CHECK-NEXT: ldd r25, Z+3
; CHECK-NEXT: sts 3, r25
; CHECK-NEXT: sts 2, r24
; CHECK-NEXT: sts 1, r19
; CHECK-NEXT: sts 0, r18
; CHECK-NEXT: ret

bb0:
  %2 = getelementptr i8, ptr %1, i16 62
  %3 = load i32, ptr %2, align 1
  store i32 %3, ptr null, align 1
  ret void
}

define void @check63(ptr %1) {
; CHECK-LABEL: check63:
; CHECK-NEXT: %bb.0
; CHECK-NEXT: adiw r24, 63
; CHECK-NEXT: mov r30, r24
; CHECK-NEXT: mov r31, r25
; CHECK-NEXT: ld r24, Z
; CHECK-NEXT: ldd r25, Z+1
; CHECK-NEXT: ldd r18, Z+2
; CHECK-NEXT: ldd r19, Z+3
; CHECK-NEXT: sts 3, r19
; CHECK-NEXT: sts 2, r18
; CHECK-NEXT: sts 1, r25
; CHECK-NEXT: sts 0, r24
; CHECK-NEXT: ret

bb0:
  %2 = getelementptr i8, ptr %1, i16 63
  %3 = load i32, ptr %2, align 1
  store i32 %3, ptr null, align 1
  ret void
}

define void @check64(ptr %1) {
; CHECK-LABEL: check64:
; CHECK-NEXT: %bb.0
; CHECK-NEXT: subi r24, 192
; CHECK-NEXT: sbci r25, 255
; CHECK-NEXT: mov r30, r24
; CHECK-NEXT: mov r31, r25
; CHECK-NEXT: ld r24, Z
; CHECK-NEXT: ldd r25, Z+1
; CHECK-NEXT: ldd r18, Z+2
; CHECK-NEXT: ldd r19, Z+3
; CHECK-NEXT: sts 3, r19
; CHECK-NEXT: sts 2, r18
; CHECK-NEXT: sts 1, r25
; CHECK-NEXT: sts 0, r24
; CHECK-NEXT: ret

bb0:
  %2 = getelementptr i8, ptr %1, i16 64
  %3 = load i32, ptr %2, align 1
  store i32 %3, ptr null, align 1
  ret void
}

define void @check65(ptr %1) {
; CHECK-LABEL: check65:
; CHECK-NEXT: %bb.0
; CHECK-NEXT: subi r24, 191
; CHECK-NEXT: sbci r25, 255
; CHECK-NEXT: mov r30, r24
; CHECK-NEXT: mov r31, r25
; CHECK-NEXT: ld r24, Z
; CHECK-NEXT: ldd r25, Z+1
; CHECK-NEXT: ldd r18, Z+2
; CHECK-NEXT: ldd r19, Z+3
; CHECK-NEXT: sts 3, r19
; CHECK-NEXT: sts 2, r18
; CHECK-NEXT: sts 1, r25
; CHECK-NEXT: sts 0, r24
; CHECK-NEXT: ret

bb0:
  %2 = getelementptr i8, ptr %1, i16 65
  %3 = load i32, ptr %2, align 1
  store i32 %3, ptr null, align 1
  ret void
}