aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/ARM/splitkit-remat-regclass-constraint-regression.ll
blob: 1ef6322bb48c83b7f4003a15a0182138c8c7a99c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -verify-machineinstrs -stress-regalloc=2 -o - %s | FileCheck %s

; Check that no register class constraint error is produced during
; rematerialization

target triple = "thumbv7-apple-ios"

declare ptr @_Znwm()

define void @func() {
; CHECK-LABEL: func:
; CHECK:       @ %bb.0: @ %bb14
; CHECK-NEXT:    str lr, [sp, #-4]!
; CHECK-NEXT:    movs r0, #0
; CHECK-NEXT:    movs r1, #4
; CHECK-NEXT:    str r0, [r1]
; CHECK-NEXT:    movs r1, #8
; CHECK-NEXT:    str r0, [r1]
; CHECK-NEXT:    str r0, [r0]
; CHECK-NEXT:    bl __Znwm
; CHECK-NEXT:    movs r1, #0
; CHECK-NEXT:    movs r0, #4
; CHECK-NEXT:    str r1, [r0]
; CHECK-NEXT:    movs r0, #8
; CHECK-NEXT:    str r1, [r0]
; CHECK-NEXT:    str r1, [r1]
; CHECK-NEXT:    ldr lr, [sp], #4
; CHECK-NEXT:    bx lr
bb14:
  call void @llvm.memset.p0.i32(ptr null, i8 0, i32 12, i1 false)
  %tmp34 = call ptr @_Znwm()
  call void @llvm.memset.p0.i32(ptr null, i8 0, i32 12, i1 false)
  ret void
}

declare void @llvm.memset.p0.i32(ptr writeonly captures(none), i8, i32, i1 immarg) #0

attributes #0 = { nocallback nofree nounwind willreturn memory(argmem: write) }