1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=thumbv6m-none-eabi %s -o - | FileCheck %s --check-prefixes=CHECK-T1
; RUN: llc -mtriple=thumbv7m-none-eabi %s -o - | FileCheck %s --check-prefixes=CHECK-T2
; RUN: llc -mtriple=armv7a-none-eabi %s -o - | FileCheck %s --check-prefixes=CHECK-A
define i32 @test_add_i3(i1 %tst, i32 %a, i32 %b) {
; CHECK-T1-LABEL: test_add_i3:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: .save {r4, lr}
; CHECK-T1-NEXT: push {r4, lr}
; CHECK-T1-NEXT: lsls r0, r0, #31
; CHECK-T1-NEXT: bne .LBB0_2
; CHECK-T1-NEXT: @ %bb.1:
; CHECK-T1-NEXT: movs r0, #3
; CHECK-T1-NEXT: bics r2, r0
; CHECK-T1-NEXT: mov r4, r2
; CHECK-T1-NEXT: b .LBB0_3
; CHECK-T1-NEXT: .LBB0_2:
; CHECK-T1-NEXT: mov r4, r1
; CHECK-T1-NEXT: movs r0, #6
; CHECK-T1-NEXT: bics r4, r0
; CHECK-T1-NEXT: .LBB0_3:
; CHECK-T1-NEXT: mov r0, r4
; CHECK-T1-NEXT: bl foo
; CHECK-T1-NEXT: adds r0, r4, #2
; CHECK-T1-NEXT: pop {r4, pc}
;
; CHECK-T2-LABEL: test_add_i3:
; CHECK-T2: @ %bb.0:
; CHECK-T2-NEXT: .save {r4, lr}
; CHECK-T2-NEXT: push {r4, lr}
; CHECK-T2-NEXT: bic r4, r2, #3
; CHECK-T2-NEXT: lsls r0, r0, #31
; CHECK-T2-NEXT: it ne
; CHECK-T2-NEXT: bicne r4, r1, #6
; CHECK-T2-NEXT: mov r0, r4
; CHECK-T2-NEXT: bl foo
; CHECK-T2-NEXT: adds r0, r4, #2
; CHECK-T2-NEXT: pop {r4, pc}
;
; CHECK-A-LABEL: test_add_i3:
; CHECK-A: @ %bb.0:
; CHECK-A-NEXT: .save {r4, lr}
; CHECK-A-NEXT: push {r4, lr}
; CHECK-A-NEXT: bic r4, r2, #3
; CHECK-A-NEXT: tst r0, #1
; CHECK-A-NEXT: bicne r4, r1, #6
; CHECK-A-NEXT: mov r0, r4
; CHECK-A-NEXT: bl foo
; CHECK-A-NEXT: orr r0, r4, #2
; CHECK-A-NEXT: pop {r4, pc}
%tmp = and i32 %a, -7
%tmp1 = and i32 %b, -4
%int = select i1 %tst, i32 %tmp, i32 %tmp1
; Call to force %int into a register that isn't r0 so using the i3 form is a
; good idea.
call void @foo(i32 %int)
%res = or i32 %int, 2
ret i32 %res
}
define i32 @test_add_i8(i32 %a, i32 %b, i1 %tst) {
; CHECK-T1-LABEL: test_add_i8:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: lsls r2, r2, #31
; CHECK-T1-NEXT: bne .LBB1_2
; CHECK-T1-NEXT: @ %bb.1:
; CHECK-T1-NEXT: ldr r0, .LCPI1_0
; CHECK-T1-NEXT: ands r1, r0
; CHECK-T1-NEXT: mov r0, r1
; CHECK-T1-NEXT: adds r0, #12
; CHECK-T1-NEXT: bx lr
; CHECK-T1-NEXT: .LBB1_2:
; CHECK-T1-NEXT: movs r1, #255
; CHECK-T1-NEXT: bics r0, r1
; CHECK-T1-NEXT: adds r0, #12
; CHECK-T1-NEXT: bx lr
; CHECK-T1-NEXT: .p2align 2
; CHECK-T1-NEXT: @ %bb.3:
; CHECK-T1-NEXT: .LCPI1_0:
; CHECK-T1-NEXT: .long 4294966784 @ 0xfffffe00
;
; CHECK-T2-LABEL: test_add_i8:
; CHECK-T2: @ %bb.0:
; CHECK-T2-NEXT: movw r3, #511
; CHECK-T2-NEXT: bics r1, r3
; CHECK-T2-NEXT: lsls r2, r2, #31
; CHECK-T2-NEXT: it ne
; CHECK-T2-NEXT: bicne r1, r0, #255
; CHECK-T2-NEXT: add.w r0, r1, #12
; CHECK-T2-NEXT: bx lr
;
; CHECK-A-LABEL: test_add_i8:
; CHECK-A: @ %bb.0:
; CHECK-A-NEXT: bfc r1, #0, #9
; CHECK-A-NEXT: tst r2, #1
; CHECK-A-NEXT: bicne r1, r0, #255
; CHECK-A-NEXT: orr r0, r1, #12
; CHECK-A-NEXT: bx lr
%tmp = and i32 %a, -256
%tmp1 = and i32 %b, -512
%int = select i1 %tst, i32 %tmp, i32 %tmp1
%res = or i32 %int, 12
ret i32 %res
}
define i32 @test_add_i12(i32 %a, i32 %b, i1 %tst) {
; CHECK-T1-LABEL: test_add_i12:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: lsls r2, r2, #31
; CHECK-T1-NEXT: bne .LBB2_2
; CHECK-T1-NEXT: @ %bb.1:
; CHECK-T1-NEXT: ldr r0, .LCPI2_1
; CHECK-T1-NEXT: ands r1, r0
; CHECK-T1-NEXT: mov r0, r1
; CHECK-T1-NEXT: b .LBB2_3
; CHECK-T1-NEXT: .LBB2_2:
; CHECK-T1-NEXT: ldr r1, .LCPI2_0
; CHECK-T1-NEXT: ands r0, r1
; CHECK-T1-NEXT: .LBB2_3:
; CHECK-T1-NEXT: ldr r1, .LCPI2_2
; CHECK-T1-NEXT: adds r0, r0, r1
; CHECK-T1-NEXT: bx lr
; CHECK-T1-NEXT: .p2align 2
; CHECK-T1-NEXT: @ %bb.4:
; CHECK-T1-NEXT: .LCPI2_0:
; CHECK-T1-NEXT: .long 4294963200 @ 0xfffff000
; CHECK-T1-NEXT: .LCPI2_1:
; CHECK-T1-NEXT: .long 4294959104 @ 0xffffe000
; CHECK-T1-NEXT: .LCPI2_2:
; CHECK-T1-NEXT: .long 854 @ 0x356
;
; CHECK-T2-LABEL: test_add_i12:
; CHECK-T2: @ %bb.0:
; CHECK-T2-NEXT: movw r3, #8191
; CHECK-T2-NEXT: bics r1, r3
; CHECK-T2-NEXT: movw r12, #4095
; CHECK-T2-NEXT: lsls r2, r2, #31
; CHECK-T2-NEXT: it ne
; CHECK-T2-NEXT: bicne.w r1, r0, r12
; CHECK-T2-NEXT: addw r0, r1, #854
; CHECK-T2-NEXT: bx lr
;
; CHECK-A-LABEL: test_add_i12:
; CHECK-A: @ %bb.0:
; CHECK-A-NEXT: bfc r0, #0, #12
; CHECK-A-NEXT: bfc r1, #0, #13
; CHECK-A-NEXT: tst r2, #1
; CHECK-A-NEXT: movne r1, r0
; CHECK-A-NEXT: movw r0, #854
; CHECK-A-NEXT: orr r0, r1, r0
; CHECK-A-NEXT: bx lr
%tmp = and i32 %a, -4096
%tmp1 = and i32 %b, -8192
%int = select i1 %tst, i32 %tmp, i32 %tmp1
%res = or i32 %int, 854
ret i32 %res
}
define i32 @oradd(i32 %i, i32 %y) {
; CHECK-T1-LABEL: oradd:
; CHECK-T1: @ %bb.0: @ %entry
; CHECK-T1-NEXT: lsls r0, r0, #1
; CHECK-T1-NEXT: adds r0, r1, r0
; CHECK-T1-NEXT: adds r0, r0, #1
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: oradd:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: add.w r0, r1, r0, lsl #1
; CHECK-T2-NEXT: adds r0, #1
; CHECK-T2-NEXT: bx lr
;
; CHECK-A-LABEL: oradd:
; CHECK-A: @ %bb.0: @ %entry
; CHECK-A-NEXT: add r0, r1, r0, lsl #1
; CHECK-A-NEXT: add r0, r0, #1
; CHECK-A-NEXT: bx lr
entry:
%mul = shl i32 %i, 1
%or = or i32 %mul, 1
%add = add i32 %or, %y
ret i32 %add
}
define i32 @orgep(i32 %i, ptr %x, ptr %y) {
; CHECK-T1-LABEL: orgep:
; CHECK-T1: @ %bb.0: @ %entry
; CHECK-T1-NEXT: lsls r0, r0, #3
; CHECK-T1-NEXT: adds r0, r1, r0
; CHECK-T1-NEXT: ldr r0, [r0, #4]
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: orgep:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: add.w r0, r1, r0, lsl #3
; CHECK-T2-NEXT: ldr r0, [r0, #4]
; CHECK-T2-NEXT: bx lr
;
; CHECK-A-LABEL: orgep:
; CHECK-A: @ %bb.0: @ %entry
; CHECK-A-NEXT: add r0, r1, r0, lsl #3
; CHECK-A-NEXT: ldr r0, [r0, #4]
; CHECK-A-NEXT: bx lr
entry:
%mul = shl i32 %i, 1
%add = or i32 %mul, 1
%arrayidx = getelementptr inbounds i32, ptr %x, i32 %add
%0 = load i32, ptr %arrayidx, align 8
ret i32 %0
}
define i32 @orgeps(i32 %i, ptr %x, ptr %y) {
; CHECK-T1-LABEL: orgeps:
; CHECK-T1: @ %bb.0: @ %entry
; CHECK-T1-NEXT: lsls r0, r0, #3
; CHECK-T1-NEXT: adds r0, r1, r0
; CHECK-T1-NEXT: ldr r1, [r0, #4]
; CHECK-T1-NEXT: ldr r0, [r0, #8]
; CHECK-T1-NEXT: adds r0, r0, r1
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: orgeps:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: add.w r0, r1, r0, lsl #3
; CHECK-T2-NEXT: ldrd r0, r1, [r0, #4]
; CHECK-T2-NEXT: add r0, r1
; CHECK-T2-NEXT: bx lr
;
; CHECK-A-LABEL: orgeps:
; CHECK-A: @ %bb.0: @ %entry
; CHECK-A-NEXT: add r0, r1, r0, lsl #3
; CHECK-A-NEXT: ldrd r0, r1, [r0, #4]
; CHECK-A-NEXT: add r0, r1, r0
; CHECK-A-NEXT: bx lr
entry:
%mul = shl i32 %i, 1
%add = or i32 %mul, 1
%arrayidx = getelementptr inbounds i32, ptr %x, i32 %add
%0 = load i32, ptr %arrayidx, align 8
%add2 = add i32 %mul, 2
%arrayidx3 = getelementptr inbounds i32, ptr %x, i32 %add2
%1 = load i32, ptr %arrayidx3, align 8
%add4 = add i32 %1, %0
ret i32 %add4
}
define i32 @multiuse(i32 %i, ptr %x, ptr %y) {
; CHECK-T1-LABEL: multiuse:
; CHECK-T1: @ %bb.0: @ %entry
; CHECK-T1-NEXT: lsls r0, r0, #1
; CHECK-T1-NEXT: adds r0, r0, #1
; CHECK-T1-NEXT: lsls r2, r0, #2
; CHECK-T1-NEXT: ldr r1, [r1, r2]
; CHECK-T1-NEXT: adds r0, r0, r1
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: multiuse:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: lsls r0, r0, #1
; CHECK-T2-NEXT: adds r0, #1
; CHECK-T2-NEXT: ldr.w r1, [r1, r0, lsl #2]
; CHECK-T2-NEXT: add r0, r1
; CHECK-T2-NEXT: bx lr
;
; CHECK-A-LABEL: multiuse:
; CHECK-A: @ %bb.0: @ %entry
; CHECK-A-NEXT: mov r2, #1
; CHECK-A-NEXT: orr r0, r2, r0, lsl #1
; CHECK-A-NEXT: ldr r1, [r1, r0, lsl #2]
; CHECK-A-NEXT: add r0, r0, r1
; CHECK-A-NEXT: bx lr
entry:
%mul = shl i32 %i, 1
%add = or i32 %mul, 1
%arrayidx = getelementptr inbounds i32, ptr %x, i32 %add
%0 = load i32, ptr %arrayidx, align 8
%r = add i32 %add, %0
ret i32 %r
}
declare void @foo(i32)
|
