1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -mtriple=thumbv7-unknown-linux-android -arm-parallel-dsp -S %s -o - | FileCheck %s
define void @undef_no_return(ptr %a) {
; CHECK-LABEL: @undef_no_return(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[INCDEC_PTR21:%.*]] = getelementptr inbounds i16, ptr [[A:%.*]], i32 3
; CHECK-NEXT: [[INCDEC_PTR29:%.*]] = getelementptr inbounds i16, ptr [[A]], i32 4
; CHECK-NEXT: br label [[FOR_BODY:%.*]]
; CHECK: for.body:
; CHECK-NEXT: [[TMP0:%.*]] = load i16, ptr [[INCDEC_PTR21]], align 2
; CHECK-NEXT: [[TMP2:%.*]] = load i32, ptr [[INCDEC_PTR21]], align 2
; CHECK-NEXT: [[TMP3:%.*]] = trunc i32 [[TMP2]] to i16
; CHECK-NEXT: [[TMP4:%.*]] = sext i16 [[TMP3]] to i32
; CHECK-NEXT: [[TMP5:%.*]] = lshr i32 [[TMP2]], 16
; CHECK-NEXT: [[TMP6:%.*]] = trunc i32 [[TMP5]] to i16
; CHECK-NEXT: [[TMP7:%.*]] = sext i16 [[TMP6]] to i32
; CHECK-NEXT: [[CONV25:%.*]] = sext i16 [[TMP0]] to i32
; CHECK-NEXT: [[UGLYGEP15:%.*]] = getelementptr i8, ptr undef, i32 undef
; CHECK-NEXT: [[SCEVGEP17:%.*]] = getelementptr i16, ptr [[UGLYGEP15]], i32 7
; CHECK-NEXT: [[TMP8:%.*]] = load i16, ptr [[SCEVGEP17]], align 2
; CHECK-NEXT: [[UGLYGEP12:%.*]] = getelementptr i8, ptr undef, i32 undef
; CHECK-NEXT: [[SCEVGEP14:%.*]] = getelementptr i16, ptr [[UGLYGEP12]], i32 6
; CHECK-NEXT: [[TMP10:%.*]] = load i32, ptr [[SCEVGEP14]], align 2
; CHECK-NEXT: [[TMP11:%.*]] = trunc i32 [[TMP10]] to i16
; CHECK-NEXT: [[TMP12:%.*]] = call i32 @llvm.arm.smladx(i32 [[TMP10]], i32 [[TMP2]], i32 undef)
; CHECK-NEXT: [[TMP13:%.*]] = sext i16 [[TMP11]] to i32
; CHECK-NEXT: [[TMP14:%.*]] = lshr i32 [[TMP10]], 16
; CHECK-NEXT: [[TMP15:%.*]] = trunc i32 [[TMP14]] to i16
; CHECK-NEXT: [[TMP16:%.*]] = sext i16 [[TMP15]] to i32
; CHECK-NEXT: [[CONV31:%.*]] = sext i16 [[TMP8]] to i32
; CHECK-NEXT: [[TMP17:%.*]] = load i16, ptr [[INCDEC_PTR29]], align 2
; CHECK-NEXT: [[CONV33:%.*]] = sext i16 [[TMP17]] to i32
; CHECK-NEXT: [[TMP18:%.*]] = load i16, ptr [[SCEVGEP14]], align 2
; CHECK-NEXT: [[CONV39:%.*]] = sext i16 [[TMP18]] to i32
; CHECK-NEXT: [[MUL_I287_NEG_NEG:%.*]] = mul nsw i32 [[TMP16]], [[TMP4]]
; CHECK-NEXT: [[MUL_I283_NEG_NEG:%.*]] = mul nsw i32 [[TMP13]], [[TMP7]]
; CHECK-NEXT: [[REASS_ADD408:%.*]] = add i32 undef, [[MUL_I287_NEG_NEG]]
; CHECK-NEXT: [[REASS_ADD409:%.*]] = add i32 [[REASS_ADD408]], [[MUL_I283_NEG_NEG]]
; CHECK-NEXT: br label [[FOR_BODY]]
;
entry:
%incdec.ptr21 = getelementptr inbounds i16, ptr %a, i32 3
%incdec.ptr29 = getelementptr inbounds i16, ptr %a, i32 4
br label %for.body
for.body:
%0 = load i16, ptr %incdec.ptr21, align 2
%conv25 = sext i16 %0 to i32
%uglygep15 = getelementptr i8, ptr undef, i32 undef
%scevgep17 = getelementptr i16, ptr %uglygep15, i32 7
%1 = load i16, ptr %scevgep17, align 2
%conv31 = sext i16 %1 to i32
%2 = load i16, ptr %incdec.ptr29, align 2
%conv33 = sext i16 %2 to i32
%uglygep12 = getelementptr i8, ptr undef, i32 undef
%scevgep14 = getelementptr i16, ptr %uglygep12, i32 6
%3 = load i16, ptr %scevgep14, align 2
%conv39 = sext i16 %3 to i32
%mul.i287.neg.neg = mul nsw i32 %conv31, %conv25
%mul.i283.neg.neg = mul nsw i32 %conv39, %conv33
%reass.add408 = add i32 undef, %mul.i287.neg.neg
%reass.add409 = add i32 %reass.add408, %mul.i283.neg.neg
br label %for.body
}
define i32 @return(ptr %a, ptr %b, i32 %N) {
; CHECK-LABEL: @return(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[INCDEC_PTR21:%.*]] = getelementptr inbounds i16, ptr [[A:%.*]], i32 3
; CHECK-NEXT: [[INCDEC_PTR29:%.*]] = getelementptr inbounds i16, ptr [[A]], i32 4
; CHECK-NEXT: br label [[FOR_BODY:%.*]]
; CHECK: for.body:
; CHECK-NEXT: [[IV:%.*]] = phi i32 [ [[N:%.*]], [[ENTRY:%.*]] ], [ [[IV_NEXT:%.*]], [[FOR_BODY]] ]
; CHECK-NEXT: [[ACC:%.*]] = phi i32 [ 0, [[ENTRY]] ], [ [[TMP12:%.*]], [[FOR_BODY]] ]
; CHECK-NEXT: [[TMP0:%.*]] = load i16, ptr [[INCDEC_PTR21]], align 2
; CHECK-NEXT: [[TMP2:%.*]] = load i32, ptr [[INCDEC_PTR21]], align 2
; CHECK-NEXT: [[TMP3:%.*]] = trunc i32 [[TMP2]] to i16
; CHECK-NEXT: [[TMP4:%.*]] = sext i16 [[TMP3]] to i32
; CHECK-NEXT: [[TMP5:%.*]] = lshr i32 [[TMP2]], 16
; CHECK-NEXT: [[TMP6:%.*]] = trunc i32 [[TMP5]] to i16
; CHECK-NEXT: [[TMP7:%.*]] = sext i16 [[TMP6]] to i32
; CHECK-NEXT: [[CONV25:%.*]] = sext i16 [[TMP0]] to i32
; CHECK-NEXT: [[B_IDX:%.*]] = add nuw nsw i32 [[IV]], 1
; CHECK-NEXT: [[SCEVGEP17:%.*]] = getelementptr i16, ptr [[B:%.*]], i32 [[B_IDX]]
; CHECK-NEXT: [[SCEVGEP14:%.*]] = getelementptr i16, ptr [[B]], i32 [[IV]]
; CHECK-NEXT: [[TMP8:%.*]] = load i16, ptr [[SCEVGEP17]], align 2
; CHECK-NEXT: [[TMP10:%.*]] = load i32, ptr [[SCEVGEP14]], align 2
; CHECK-NEXT: [[TMP11:%.*]] = trunc i32 [[TMP10]] to i16
; CHECK-NEXT: [[TMP12]] = call i32 @llvm.arm.smladx(i32 [[TMP10]], i32 [[TMP2]], i32 [[ACC]])
; CHECK-NEXT: [[TMP13:%.*]] = sext i16 [[TMP11]] to i32
; CHECK-NEXT: [[TMP14:%.*]] = lshr i32 [[TMP10]], 16
; CHECK-NEXT: [[TMP15:%.*]] = trunc i32 [[TMP14]] to i16
; CHECK-NEXT: [[TMP16:%.*]] = sext i16 [[TMP15]] to i32
; CHECK-NEXT: [[CONV31:%.*]] = sext i16 [[TMP8]] to i32
; CHECK-NEXT: [[TMP17:%.*]] = load i16, ptr [[INCDEC_PTR29]], align 2
; CHECK-NEXT: [[CONV33:%.*]] = sext i16 [[TMP17]] to i32
; CHECK-NEXT: [[TMP18:%.*]] = load i16, ptr [[SCEVGEP14]], align 2
; CHECK-NEXT: [[CONV39:%.*]] = sext i16 [[TMP18]] to i32
; CHECK-NEXT: [[MUL_I287_NEG_NEG:%.*]] = mul nsw i32 [[TMP16]], [[TMP4]]
; CHECK-NEXT: [[MUL_I283_NEG_NEG:%.*]] = mul nsw i32 [[TMP13]], [[TMP7]]
; CHECK-NEXT: [[REASS_ADD408:%.*]] = add i32 [[ACC]], [[MUL_I287_NEG_NEG]]
; CHECK-NEXT: [[REASS_ADD409:%.*]] = add i32 [[REASS_ADD408]], [[MUL_I283_NEG_NEG]]
; CHECK-NEXT: [[IV_NEXT]] = add nuw nsw i32 [[IV]], -1
; CHECK-NEXT: [[CMP:%.*]] = icmp ne i32 [[IV_NEXT]], 0
; CHECK-NEXT: br i1 [[CMP]], label [[FOR_BODY]], label [[EXIT:%.*]]
; CHECK: exit:
; CHECK-NEXT: ret i32 [[TMP12]]
;
entry:
%incdec.ptr21 = getelementptr inbounds i16, ptr %a, i32 3
%incdec.ptr29 = getelementptr inbounds i16, ptr %a, i32 4
br label %for.body
for.body:
%iv = phi i32 [ %N, %entry ], [ %iv.next, %for.body ]
%acc = phi i32 [ 0, %entry ], [ %reass.add409, %for.body ]
%0 = load i16, ptr %incdec.ptr21, align 2
%conv25 = sext i16 %0 to i32
%b.idx = add nuw nsw i32 %iv, 1
%scevgep17 = getelementptr i16, ptr %b, i32 %b.idx
%scevgep14 = getelementptr i16, ptr %b, i32 %iv
%1 = load i16, ptr %scevgep17, align 2
%conv31 = sext i16 %1 to i32
%2 = load i16, ptr %incdec.ptr29, align 2
%conv33 = sext i16 %2 to i32
%3 = load i16, ptr %scevgep14, align 2
%conv39 = sext i16 %3 to i32
%mul.i287.neg.neg = mul nsw i32 %conv31, %conv25
%mul.i283.neg.neg = mul nsw i32 %conv39, %conv33
%reass.add408 = add i32 %acc, %mul.i287.neg.neg
%reass.add409 = add i32 %reass.add408, %mul.i283.neg.neg
%iv.next = add nuw nsw i32 %iv, -1
%cmp = icmp ne i32 %iv.next, 0
br i1 %cmp, label %for.body, label %exit
exit:
ret i32 %reass.add409
}
|
