llvm/test/CodeGen/ARC/intrinsics.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

; RUN: llc -mtriple=arc < %s | FileCheck %s

target triple = "arc"

declare i32 @llvm.ctlz.i32(i32, i1)
declare i32 @llvm.cttz.i32(i32, i1)
declare i64 @llvm.readcyclecounter()

; CHECK-LABEL: test_ctlz_i32:
; CHECK:       fls.f   %r0, %r0
; CHECK-NEXT:  mov.eq  %r0, 32
; CHECK-NEXT:  rsub.ne %r0, %r0, 31
define i32 @test_ctlz_i32(i32 %x) {
  %a = call i32 @llvm.ctlz.i32(i32 %x, i1 false)
  ret i32 %a
}

; CHECK-LABEL: test_cttz_i32:
; CHECK:       ffs.f   %r0, %r0
; CHECK-NEXT:  mov.eq  %r0, 32
define i32 @test_cttz_i32(i32 %x) {
  %a = call i32 @llvm.cttz.i32(i32 %x, i1 false)
  ret i32 %a
}

; CHECK-LABEL: test_readcyclecounter:
; CHECK:       lr %r0, [33]
; CHECK-NEXT:  mov %r1, 0
define i64 @test_readcyclecounter() nounwind {
  %a = call i64 @llvm.readcyclecounter()
  ret i64 %a
}