aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll
blob: 827ba4ad3bc3bb6432d041413aedb18531d65961 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=r600 -mcpu=cypress -start-after safe-stack | FileCheck %s
; Don't crash

define amdgpu_kernel void @test(ptr addrspace(1) %out) {
; CHECK-LABEL: test:
; CHECK:       ; %bb.0: ; %bb
; CHECK-NEXT:    ALU 4, @6, KC0[CB0:0-32], KC1[]
; CHECK-NEXT:    MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 0
; CHECK-NEXT:    ALU 3, @11, KC0[], KC1[]
; CHECK-NEXT:    MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
; CHECK-NEXT:    CF_END
; CHECK-NEXT:    PAD
; CHECK-NEXT:    ALU clause starting at 6:
; CHECK-NEXT:     MOV T0.X, literal.x,
; CHECK-NEXT:     MOV T0.Y, 0.0,
; CHECK-NEXT:     LSHR * T1.X, KC0[2].Y, literal.x,
; CHECK-NEXT:    2(2.802597e-45), 0(0.000000e+00)
; CHECK-NEXT:     MOV * T0.W, KC0[2].Y,
; CHECK-NEXT:    ALU clause starting at 11:
; CHECK-NEXT:     MOV T0.X, literal.x,
; CHECK-NEXT:     MOV T0.Y, 0.0,
; CHECK-NEXT:     LSHR * T1.X, T0.W, literal.y,
; CHECK-NEXT:    4(5.605194e-45), 2(2.802597e-45)
bb:
  store i64 2, ptr addrspace(1) %out
  %tmp = load i64, ptr addrspace(1) %out
  br label %jump

jump:                                             ; preds = %bb
  %tmp1 = icmp ugt i64 %tmp, 4
  %umax = select i1 %tmp1, i64 %tmp, i64 4
  store i64 %umax, ptr addrspace(1) %out
  ret void
}