1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=tonga < %s | FileCheck -check-prefixes=PREGFX10-UNPACKED %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx810 < %s | FileCheck -check-prefixes=PREGFX10-PACKED %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 < %s | FileCheck -check-prefixes=PREGFX10-PACKED %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1010 < %s | FileCheck -check-prefixes=GFX10-PACKED %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1100 -mattr=+real-true16 -amdgpu-enable-vopd=0 < %s | FileCheck -check-prefixes=GFX11-PACKED,GFX11-PACKED-TRUE16 %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1100 -mattr=-real-true16 -amdgpu-enable-vopd=0 < %s | FileCheck -check-prefixes=GFX11-PACKED,GFX11-PACKED-FAKE16 %s
define amdgpu_kernel void @tbuffer_store_d16_x(ptr addrspace(8) %rsrc, half %data, i32 %vindex) {
; PREGFX10-UNPACKED-LABEL: tbuffer_store_d16_x:
; PREGFX10-UNPACKED: ; %bb.0: ; %main_body
; PREGFX10-UNPACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; PREGFX10-UNPACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; PREGFX10-UNPACKED-NEXT: s_waitcnt lgkmcnt(0)
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v0, s4
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v1, s5
; PREGFX10-UNPACKED-NEXT: tbuffer_store_format_d16_x v0, v1, s[0:3], 0 format:[BUF_NUM_FORMAT_USCALED] idxen
; PREGFX10-UNPACKED-NEXT: s_endpgm
;
; PREGFX10-PACKED-LABEL: tbuffer_store_d16_x:
; PREGFX10-PACKED: ; %bb.0: ; %main_body
; PREGFX10-PACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; PREGFX10-PACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; PREGFX10-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v0, s4
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v1, s5
; PREGFX10-PACKED-NEXT: tbuffer_store_format_d16_x v0, v1, s[0:3], 0 format:[BUF_NUM_FORMAT_USCALED] idxen
; PREGFX10-PACKED-NEXT: s_endpgm
;
; GFX10-PACKED-LABEL: tbuffer_store_d16_x:
; GFX10-PACKED: ; %bb.0: ; %main_body
; GFX10-PACKED-NEXT: s_clause 0x1
; GFX10-PACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; GFX10-PACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; GFX10-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; GFX10-PACKED-NEXT: v_mov_b32_e32 v0, s4
; GFX10-PACKED-NEXT: v_mov_b32_e32 v1, s5
; GFX10-PACKED-NEXT: tbuffer_store_format_d16_x v0, v1, s[0:3], 0 format:[BUF_FMT_10_11_11_SSCALED] idxen
; GFX10-PACKED-NEXT: s_endpgm
;
; GFX11-PACKED-LABEL: tbuffer_store_d16_x:
; GFX11-PACKED: ; %bb.0: ; %main_body
; GFX11-PACKED-NEXT: s_clause 0x1
; GFX11-PACKED-NEXT: s_load_b64 s[6:7], s[4:5], 0x10
; GFX11-PACKED-NEXT: s_load_b128 s[0:3], s[4:5], 0x0
; GFX11-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; GFX11-PACKED-NEXT: v_mov_b32_e32 v0, s6
; GFX11-PACKED-NEXT: v_mov_b32_e32 v1, s7
; GFX11-PACKED-NEXT: tbuffer_store_d16_format_x v0, v1, s[0:3], 0 format:[BUF_FMT_10_10_10_2_SNORM] idxen
; GFX11-PACKED-NEXT: s_endpgm
main_body:
call void @llvm.amdgcn.struct.ptr.tbuffer.store.f16(half %data, ptr addrspace(8) %rsrc, i32 %vindex, i32 0, i32 0, i32 33, i32 0)
ret void
}
define amdgpu_kernel void @tbuffer_store_d16_xy(ptr addrspace(8) %rsrc, <2 x half> %data, i32 %vindex) {
; PREGFX10-UNPACKED-LABEL: tbuffer_store_d16_xy:
; PREGFX10-UNPACKED: ; %bb.0: ; %main_body
; PREGFX10-UNPACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; PREGFX10-UNPACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; PREGFX10-UNPACKED-NEXT: s_waitcnt lgkmcnt(0)
; PREGFX10-UNPACKED-NEXT: s_lshr_b32 s6, s4, 16
; PREGFX10-UNPACKED-NEXT: s_and_b32 s4, s4, 0xffff
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v0, s4
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v1, s6
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v2, s5
; PREGFX10-UNPACKED-NEXT: tbuffer_store_format_d16_xy v[0:1], v2, s[0:3], 0 format:[BUF_NUM_FORMAT_USCALED] idxen
; PREGFX10-UNPACKED-NEXT: s_endpgm
;
; PREGFX10-PACKED-LABEL: tbuffer_store_d16_xy:
; PREGFX10-PACKED: ; %bb.0: ; %main_body
; PREGFX10-PACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; PREGFX10-PACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; PREGFX10-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v0, s4
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v1, s5
; PREGFX10-PACKED-NEXT: tbuffer_store_format_d16_xy v0, v1, s[0:3], 0 format:[BUF_NUM_FORMAT_USCALED] idxen
; PREGFX10-PACKED-NEXT: s_endpgm
;
; GFX10-PACKED-LABEL: tbuffer_store_d16_xy:
; GFX10-PACKED: ; %bb.0: ; %main_body
; GFX10-PACKED-NEXT: s_clause 0x1
; GFX10-PACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; GFX10-PACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; GFX10-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; GFX10-PACKED-NEXT: v_mov_b32_e32 v0, s4
; GFX10-PACKED-NEXT: v_mov_b32_e32 v1, s5
; GFX10-PACKED-NEXT: tbuffer_store_format_d16_xy v0, v1, s[0:3], 0 format:[BUF_FMT_10_11_11_SSCALED] idxen
; GFX10-PACKED-NEXT: s_endpgm
;
; GFX11-PACKED-LABEL: tbuffer_store_d16_xy:
; GFX11-PACKED: ; %bb.0: ; %main_body
; GFX11-PACKED-NEXT: s_clause 0x1
; GFX11-PACKED-NEXT: s_load_b64 s[6:7], s[4:5], 0x10
; GFX11-PACKED-NEXT: s_load_b128 s[0:3], s[4:5], 0x0
; GFX11-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; GFX11-PACKED-NEXT: v_mov_b32_e32 v0, s6
; GFX11-PACKED-NEXT: v_mov_b32_e32 v1, s7
; GFX11-PACKED-NEXT: tbuffer_store_d16_format_xy v0, v1, s[0:3], 0 format:[BUF_FMT_10_10_10_2_SNORM] idxen
; GFX11-PACKED-NEXT: s_endpgm
main_body:
call void @llvm.amdgcn.struct.ptr.tbuffer.store.v2f16(<2 x half> %data, ptr addrspace(8) %rsrc, i32 %vindex, i32 0, i32 0, i32 33, i32 0)
ret void
}
define amdgpu_kernel void @tbuffer_store_d16_xyz(ptr addrspace(8) %rsrc, <4 x half> %data, i32 %vindex) {
; PREGFX10-UNPACKED-LABEL: tbuffer_store_d16_xyz:
; PREGFX10-UNPACKED: ; %bb.0: ; %main_body
; PREGFX10-UNPACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; PREGFX10-UNPACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; PREGFX10-UNPACKED-NEXT: s_load_dword s6, s[8:9], 0x18
; PREGFX10-UNPACKED-NEXT: s_waitcnt lgkmcnt(0)
; PREGFX10-UNPACKED-NEXT: s_and_b32 s5, s5, 0xffff
; PREGFX10-UNPACKED-NEXT: s_lshr_b32 s7, s4, 16
; PREGFX10-UNPACKED-NEXT: s_and_b32 s4, s4, 0xffff
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v0, s4
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v1, s7
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v2, s5
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v3, s6
; PREGFX10-UNPACKED-NEXT: tbuffer_store_format_d16_xyz v[0:2], v3, s[0:3], 0 format:[BUF_NUM_FORMAT_USCALED] idxen
; PREGFX10-UNPACKED-NEXT: s_endpgm
;
; PREGFX10-PACKED-LABEL: tbuffer_store_d16_xyz:
; PREGFX10-PACKED: ; %bb.0: ; %main_body
; PREGFX10-PACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; PREGFX10-PACKED-NEXT: s_load_dword s6, s[8:9], 0x18
; PREGFX10-PACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; PREGFX10-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; PREGFX10-PACKED-NEXT: s_and_b32 s5, s5, 0xffff
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v0, s4
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v1, s5
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v2, s6
; PREGFX10-PACKED-NEXT: tbuffer_store_format_d16_xyz v[0:1], v2, s[0:3], 0 format:[BUF_NUM_FORMAT_USCALED] idxen
; PREGFX10-PACKED-NEXT: s_endpgm
;
; GFX10-PACKED-LABEL: tbuffer_store_d16_xyz:
; GFX10-PACKED: ; %bb.0: ; %main_body
; GFX10-PACKED-NEXT: s_clause 0x2
; GFX10-PACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; GFX10-PACKED-NEXT: s_load_dword s6, s[8:9], 0x18
; GFX10-PACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; GFX10-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; GFX10-PACKED-NEXT: s_and_b32 s5, s5, 0xffff
; GFX10-PACKED-NEXT: v_mov_b32_e32 v0, s4
; GFX10-PACKED-NEXT: v_mov_b32_e32 v1, s5
; GFX10-PACKED-NEXT: v_mov_b32_e32 v2, s6
; GFX10-PACKED-NEXT: tbuffer_store_format_d16_xyz v[0:1], v2, s[0:3], 0 format:[BUF_FMT_10_11_11_SSCALED] idxen
; GFX10-PACKED-NEXT: s_endpgm
;
; GFX11-PACKED-LABEL: tbuffer_store_d16_xyz:
; GFX11-PACKED: ; %bb.0: ; %main_body
; GFX11-PACKED-NEXT: s_clause 0x2
; GFX11-PACKED-NEXT: s_load_b64 s[6:7], s[4:5], 0x10
; GFX11-PACKED-NEXT: s_load_b32 s8, s[4:5], 0x18
; GFX11-PACKED-NEXT: s_load_b128 s[0:3], s[4:5], 0x0
; GFX11-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; GFX11-PACKED-NEXT: s_and_b32 s4, s7, 0xffff
; GFX11-PACKED-NEXT: v_mov_b32_e32 v0, s6
; GFX11-PACKED-NEXT: v_mov_b32_e32 v1, s4
; GFX11-PACKED-NEXT: v_mov_b32_e32 v2, s8
; GFX11-PACKED-NEXT: tbuffer_store_d16_format_xyz v[0:1], v2, s[0:3], 0 format:[BUF_FMT_10_10_10_2_SNORM] idxen
; GFX11-PACKED-NEXT: s_endpgm
main_body:
%data_subvec = shufflevector <4 x half> %data, <4 x half> poison, <3 x i32> <i32 0, i32 1, i32 2>
call void @llvm.amdgcn.struct.ptr.tbuffer.store.v3f16(<3 x half> %data_subvec, ptr addrspace(8) %rsrc, i32 %vindex, i32 0, i32 0, i32 33, i32 0)
ret void
}
define amdgpu_kernel void @tbuffer_store_d16_xyzw(ptr addrspace(8) %rsrc, <4 x half> %data, i32 %vindex) {
; PREGFX10-UNPACKED-LABEL: tbuffer_store_d16_xyzw:
; PREGFX10-UNPACKED: ; %bb.0: ; %main_body
; PREGFX10-UNPACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; PREGFX10-UNPACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; PREGFX10-UNPACKED-NEXT: s_load_dword s6, s[8:9], 0x18
; PREGFX10-UNPACKED-NEXT: s_waitcnt lgkmcnt(0)
; PREGFX10-UNPACKED-NEXT: s_lshr_b32 s7, s5, 16
; PREGFX10-UNPACKED-NEXT: s_and_b32 s5, s5, 0xffff
; PREGFX10-UNPACKED-NEXT: s_lshr_b32 s8, s4, 16
; PREGFX10-UNPACKED-NEXT: s_and_b32 s4, s4, 0xffff
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v0, s4
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v1, s8
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v2, s5
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v3, s7
; PREGFX10-UNPACKED-NEXT: v_mov_b32_e32 v4, s6
; PREGFX10-UNPACKED-NEXT: tbuffer_store_format_d16_xyzw v[0:3], v4, s[0:3], 0 format:[BUF_NUM_FORMAT_USCALED] idxen
; PREGFX10-UNPACKED-NEXT: s_endpgm
;
; PREGFX10-PACKED-LABEL: tbuffer_store_d16_xyzw:
; PREGFX10-PACKED: ; %bb.0: ; %main_body
; PREGFX10-PACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; PREGFX10-PACKED-NEXT: s_load_dword s6, s[8:9], 0x18
; PREGFX10-PACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; PREGFX10-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v0, s4
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v1, s5
; PREGFX10-PACKED-NEXT: v_mov_b32_e32 v2, s6
; PREGFX10-PACKED-NEXT: tbuffer_store_format_d16_xyzw v[0:1], v2, s[0:3], 0 format:[BUF_NUM_FORMAT_USCALED] idxen
; PREGFX10-PACKED-NEXT: s_endpgm
;
; GFX10-PACKED-LABEL: tbuffer_store_d16_xyzw:
; GFX10-PACKED: ; %bb.0: ; %main_body
; GFX10-PACKED-NEXT: s_clause 0x2
; GFX10-PACKED-NEXT: s_load_dwordx2 s[4:5], s[8:9], 0x10
; GFX10-PACKED-NEXT: s_load_dword s6, s[8:9], 0x18
; GFX10-PACKED-NEXT: s_load_dwordx4 s[0:3], s[8:9], 0x0
; GFX10-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; GFX10-PACKED-NEXT: v_mov_b32_e32 v0, s4
; GFX10-PACKED-NEXT: v_mov_b32_e32 v1, s5
; GFX10-PACKED-NEXT: v_mov_b32_e32 v2, s6
; GFX10-PACKED-NEXT: tbuffer_store_format_d16_xyzw v[0:1], v2, s[0:3], 0 format:[BUF_FMT_10_11_11_SSCALED] idxen
; GFX10-PACKED-NEXT: s_endpgm
;
; GFX11-PACKED-LABEL: tbuffer_store_d16_xyzw:
; GFX11-PACKED: ; %bb.0: ; %main_body
; GFX11-PACKED-NEXT: s_clause 0x2
; GFX11-PACKED-NEXT: s_load_b64 s[6:7], s[4:5], 0x10
; GFX11-PACKED-NEXT: s_load_b32 s8, s[4:5], 0x18
; GFX11-PACKED-NEXT: s_load_b128 s[0:3], s[4:5], 0x0
; GFX11-PACKED-NEXT: s_waitcnt lgkmcnt(0)
; GFX11-PACKED-NEXT: v_mov_b32_e32 v0, s6
; GFX11-PACKED-NEXT: v_mov_b32_e32 v1, s7
; GFX11-PACKED-NEXT: v_mov_b32_e32 v2, s8
; GFX11-PACKED-NEXT: tbuffer_store_d16_format_xyzw v[0:1], v2, s[0:3], 0 format:[BUF_FMT_10_10_10_2_SNORM] idxen
; GFX11-PACKED-NEXT: s_endpgm
main_body:
call void @llvm.amdgcn.struct.ptr.tbuffer.store.v4f16(<4 x half> %data, ptr addrspace(8) %rsrc, i32 %vindex, i32 0, i32 0, i32 33, i32 0)
ret void
}
declare void @llvm.amdgcn.struct.ptr.tbuffer.store.f16(half, ptr addrspace(8), i32, i32, i32, i32, i32)
declare void @llvm.amdgcn.struct.ptr.tbuffer.store.v2f16(<2 x half>, ptr addrspace(8), i32, i32, i32, i32, i32)
declare void @llvm.amdgcn.struct.ptr.tbuffer.store.v3f16(<3 x half>, ptr addrspace(8), i32, i32, i32, i32, i32)
declare void @llvm.amdgcn.struct.ptr.tbuffer.store.v4f16(<4 x half>, ptr addrspace(8), i32, i32, i32, i32, i32)
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; GFX11-PACKED-FAKE16: {{.*}}
; GFX11-PACKED-TRUE16: {{.*}}
|
