llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mul.u24.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14

; RUN: llc -mtriple=amdgcn < %s | FileCheck -check-prefix=GCN %s

; GCN-LABEL: {{^}}test_mul_u24:
; GCN: v_mul_u32_u24
define amdgpu_kernel void @test_mul_u24(ptr addrspace(1) %out, i32 %src1, i32 %src2) #1 {
  %val = call i32 @llvm.amdgcn.mul.u24(i32 %src1, i32 %src2) #0
  store i32 %val, ptr addrspace(1) %out
  ret void
}

declare i32 @llvm.amdgcn.mul.u24(i32, i32) #0

attributes #0 = { nounwind readnone speculatable }
attributes #1 = { nounwind }