llvm/test/CodeGen/AMDGPU/fconst64.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

; RUN: llc < %s -mtriple=amdgcn -mcpu=tahiti | FileCheck %s
; RUN: llc < %s -mtriple=amdgcn -mcpu=tonga | FileCheck %s

; CHECK: {{^}}fconst_f64:
; CHECK-DAG: s_mov_b32 {{s[0-9]+}}, 0x40140000
; CHECK-DAG: s_mov_b32 {{s[0-9]+}}, 0

define amdgpu_kernel void @fconst_f64(ptr addrspace(1) %out, ptr addrspace(1) %in) {
   %tid = call i32 @llvm.amdgcn.workitem.id.x()
   %gep = getelementptr inbounds double, ptr addrspace(1) %in, i32 %tid
   %r1 = load double, ptr addrspace(1) %gep
   %r2 = fadd double %r1, 5.000000e+00
   store double %r2, ptr addrspace(1) %out
   ret void
}

declare i32 @llvm.amdgcn.workitem.id.x() #1

attributes #0 = { nounwind }
attributes #1 = { nounwind readnone }