1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -mtriple=amdgcn -mcpu=verde < %s | FileCheck -check-prefix=GFX6 %s
; RUN: llc -mtriple=amdgcn -mcpu=tonga < %s | FileCheck -check-prefix=GFX8 %s
; Test for compilation only. This generated an invalid machine instruction
; by trying to commute the operands of a V_CMP_EQ_i32_e32 instruction, both
; of which were in SGPRs.
define amdgpu_vs float @main(i32 %v) {
; GFX6-LABEL: main:
; GFX6: ; %bb.0: ; %main_body
; GFX6-NEXT: s_cbranch_scc1 .LBB0_2
; GFX6-NEXT: ; %bb.1: ; %IF57
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 1, v0
; GFX6-NEXT: .LBB0_2: ; %ENDIF56
; GFX6-NEXT: s_buffer_load_dword s0, s[0:3], 0xf0
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
; GFX6-NEXT: s_cmp_eq_u32 s0, 0
; GFX6-NEXT: s_cbranch_scc1 .LBB0_4
; GFX6-NEXT: ; %bb.3: ; %IF60
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 1, v0
; GFX6-NEXT: .LBB0_4: ; %ENDIF59
; GFX6-NEXT: s_buffer_load_dword s0, s[0:3], 0xf4
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
; GFX6-NEXT: s_cmp_eq_u32 s0, 0
; GFX6-NEXT: s_cbranch_scc0 .LBB0_6
; GFX6-NEXT: ; %bb.5: ; %ENDIF62
; GFX6-NEXT: s_branch .LBB0_7
; GFX6-NEXT: .LBB0_6: ; %IF63
; GFX6-NEXT: .LBB0_7:
;
; GFX8-LABEL: main:
; GFX8: ; %bb.0: ; %main_body
; GFX8-NEXT: s_cbranch_scc1 .LBB0_2
; GFX8-NEXT: ; %bb.1: ; %IF57
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 1, v0
; GFX8-NEXT: .LBB0_2: ; %ENDIF56
; GFX8-NEXT: s_buffer_load_dword s0, s[0:3], 0x3c0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: s_cmp_eq_u32 s0, 0
; GFX8-NEXT: s_cbranch_scc1 .LBB0_4
; GFX8-NEXT: ; %bb.3: ; %IF60
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 1, v0
; GFX8-NEXT: .LBB0_4: ; %ENDIF59
; GFX8-NEXT: s_buffer_load_dword s0, s[0:3], 0x3d0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: s_cmp_eq_u32 s0, 0
; GFX8-NEXT: s_cbranch_scc0 .LBB0_6
; GFX8-NEXT: ; %bb.5: ; %ENDIF62
; GFX8-NEXT: s_branch .LBB0_7
; GFX8-NEXT: .LBB0_6: ; %IF63
; GFX8-NEXT: .LBB0_7:
main_body:
%d1 = call float @llvm.amdgcn.s.buffer.load.f32(<4 x i32> poison, i32 960, i32 0)
%d2 = call float @llvm.amdgcn.s.buffer.load.f32(<4 x i32> poison, i32 976, i32 0)
br i1 poison, label %ENDIF56, label %IF57
IF57: ; preds = %ENDIF
%v.1 = mul i32 %v, 2
br label %ENDIF56
ENDIF56: ; preds = %IF57, %ENDIF
%v.2 = phi i32 [ %v, %main_body ], [ %v.1, %IF57 ]
%d1.i = bitcast float %d1 to i32
%cc1 = icmp eq i32 %d1.i, 0
br i1 %cc1, label %ENDIF59, label %IF60
IF60: ; preds = %ENDIF56
%v.3 = mul i32 %v.2, 2
br label %ENDIF59
ENDIF59: ; preds = %IF60, %ENDIF56
%v.4 = phi i32 [ %v.2, %ENDIF56 ], [ %v.3, %IF60 ]
%d2.i = bitcast float %d2 to i32
%cc2 = icmp eq i32 %d2.i, 0
br i1 %cc2, label %ENDIF62, label %IF63
IF63: ; preds = %ENDIF59
unreachable
ENDIF62: ; preds = %ENDIF59
%r = bitcast i32 %v.4 to float
ret float %r
}
declare float @llvm.amdgcn.s.buffer.load.f32(<4 x i32>, i32, i32) #0
attributes #0 = { nounwind readnone }
attributes #1 = { readnone }
|
