1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=aarch64 -mattr=+neon |\
; RUN: FileCheck %s --check-prefixes=CHECK-i32
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=aarch64 -mattr=+neon |\
; RUN: FileCheck %s --check-prefixes=CHECK-i64,CHECK-i64-SD
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=aarch64 -mattr=+neon \
; RUN: -global-isel -global-isel-abort=2 2>&1 |\
; RUN: FileCheck %s --check-prefixes=CHECK-i32,CHECK-i32-GI
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=aarch64 -mattr=+neon \
; RUN: -global-isel -global-isel-abort=2 2>&1 |\
; RUN: FileCheck %s --check-prefixes=CHECK-i64,CHECK-i64-GI
; CHECK-i32-GI: warning: Instruction selection used fallback path for lrint_v1f16
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v2f16
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v4f16
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v8f16
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v16f16
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v32f16
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v1f32
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v2f32
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v4f32
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v8f32
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v16f32
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v32f32
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v1f64
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v2f64
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v4f64
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v8f64
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v16f64
; CHECK-i32-GI-NEXT: warning: Instruction selection used fallback path for lrint_v32f64
; CHECK-i64-GI: warning: Instruction selection used fallback path for lrint_v2f16
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v4f16
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v8f16
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v16f16
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v32f16
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v2f32
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v4f32
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v8f32
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v16f32
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v32f32
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v2f64
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v4f64
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v8f64
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v16f64
; CHECK-i64-GI-NEXT: warning: Instruction selection used fallback path for lrint_v32f64
define <1 x iXLen> @lrint_v1f16(<1 x half> %x) {
; CHECK-i32-LABEL: lrint_v1f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: fcvt s0, h0
; CHECK-i32-NEXT: frintx s0, s0
; CHECK-i32-NEXT: fcvtzs w8, s0
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v1f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: fcvt s0, h0
; CHECK-i64-NEXT: frintx s0, s0
; CHECK-i64-NEXT: fcvtzs x8, s0
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: ret
%a = call <1 x iXLen> @llvm.lrint.v1iXLen.v1f16(<1 x half> %x)
ret <1 x iXLen> %a
}
declare <1 x iXLen> @llvm.lrint.v1iXLen.v1f16(<1 x half>)
define <2 x iXLen> @lrint_v2f16(<2 x half> %x) {
; CHECK-i32-LABEL: lrint_v2f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-i32-NEXT: mov h1, v0.h[1]
; CHECK-i32-NEXT: fcvt s0, h0
; CHECK-i32-NEXT: fcvt s1, h1
; CHECK-i32-NEXT: frintx s0, s0
; CHECK-i32-NEXT: frintx s1, s1
; CHECK-i32-NEXT: fcvtzs w8, s0
; CHECK-i32-NEXT: fcvtzs w9, s1
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: mov v0.s[1], w9
; CHECK-i32-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v2f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-i64-NEXT: mov h1, v0.h[1]
; CHECK-i64-NEXT: fcvt s0, h0
; CHECK-i64-NEXT: fcvt s1, h1
; CHECK-i64-NEXT: frintx s0, s0
; CHECK-i64-NEXT: frintx s1, s1
; CHECK-i64-NEXT: fcvtzs x8, s0
; CHECK-i64-NEXT: fcvtzs x9, s1
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: mov v0.d[1], x9
; CHECK-i64-NEXT: ret
%a = call <2 x iXLen> @llvm.lrint.v2iXLen.v2f16(<2 x half> %x)
ret <2 x iXLen> %a
}
declare <2 x iXLen> @llvm.lrint.v2iXLen.v2f16(<2 x half>)
define <4 x iXLen> @lrint_v4f16(<4 x half> %x) {
; CHECK-i32-LABEL: lrint_v4f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-i32-NEXT: mov h1, v0.h[1]
; CHECK-i32-NEXT: fcvt s2, h0
; CHECK-i32-NEXT: mov h3, v0.h[2]
; CHECK-i32-NEXT: mov h0, v0.h[3]
; CHECK-i32-NEXT: fcvt s1, h1
; CHECK-i32-NEXT: frintx s2, s2
; CHECK-i32-NEXT: fcvt s3, h3
; CHECK-i32-NEXT: frintx s1, s1
; CHECK-i32-NEXT: fcvtzs w8, s2
; CHECK-i32-NEXT: fcvt s2, h0
; CHECK-i32-NEXT: fcvtzs w9, s1
; CHECK-i32-NEXT: frintx s1, s3
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: mov v0.s[1], w9
; CHECK-i32-NEXT: fcvtzs w8, s1
; CHECK-i32-NEXT: frintx s1, s2
; CHECK-i32-NEXT: mov v0.s[2], w8
; CHECK-i32-NEXT: fcvtzs w8, s1
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v4f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-i64-NEXT: mov h1, v0.h[2]
; CHECK-i64-NEXT: mov h2, v0.h[1]
; CHECK-i64-NEXT: mov h3, v0.h[3]
; CHECK-i64-NEXT: fcvt s0, h0
; CHECK-i64-NEXT: fcvt s1, h1
; CHECK-i64-NEXT: fcvt s2, h2
; CHECK-i64-NEXT: fcvt s3, h3
; CHECK-i64-NEXT: frintx s0, s0
; CHECK-i64-NEXT: frintx s1, s1
; CHECK-i64-NEXT: frintx s2, s2
; CHECK-i64-NEXT: frintx s3, s3
; CHECK-i64-NEXT: fcvtzs x8, s0
; CHECK-i64-NEXT: fcvtzs x9, s1
; CHECK-i64-NEXT: fcvtzs x10, s2
; CHECK-i64-NEXT: fcvtzs x11, s3
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: fmov d1, x9
; CHECK-i64-NEXT: mov v0.d[1], x10
; CHECK-i64-NEXT: mov v1.d[1], x11
; CHECK-i64-NEXT: ret
%a = call <4 x iXLen> @llvm.lrint.v4iXLen.v4f16(<4 x half> %x)
ret <4 x iXLen> %a
}
declare <4 x iXLen> @llvm.lrint.v4iXLen.v4f16(<4 x half>)
define <8 x iXLen> @lrint_v8f16(<8 x half> %x) {
; CHECK-i32-LABEL: lrint_v8f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-i32-NEXT: mov h3, v0.h[1]
; CHECK-i32-NEXT: fcvt s6, h0
; CHECK-i32-NEXT: mov h4, v0.h[2]
; CHECK-i32-NEXT: mov h0, v0.h[3]
; CHECK-i32-NEXT: mov h2, v1.h[1]
; CHECK-i32-NEXT: fcvt s5, h1
; CHECK-i32-NEXT: mov h7, v1.h[2]
; CHECK-i32-NEXT: fcvt s3, h3
; CHECK-i32-NEXT: frintx s6, s6
; CHECK-i32-NEXT: fcvt s4, h4
; CHECK-i32-NEXT: mov h1, v1.h[3]
; CHECK-i32-NEXT: fcvt s2, h2
; CHECK-i32-NEXT: frintx s5, s5
; CHECK-i32-NEXT: fcvt s7, h7
; CHECK-i32-NEXT: frintx s3, s3
; CHECK-i32-NEXT: fcvtzs w9, s6
; CHECK-i32-NEXT: frintx s4, s4
; CHECK-i32-NEXT: frintx s2, s2
; CHECK-i32-NEXT: fcvtzs w8, s5
; CHECK-i32-NEXT: fcvt s5, h1
; CHECK-i32-NEXT: fcvtzs w11, s3
; CHECK-i32-NEXT: fcvt s3, h0
; CHECK-i32-NEXT: fmov s0, w9
; CHECK-i32-NEXT: fcvtzs w12, s4
; CHECK-i32-NEXT: fcvtzs w10, s2
; CHECK-i32-NEXT: frintx s2, s7
; CHECK-i32-NEXT: fmov s1, w8
; CHECK-i32-NEXT: mov v0.s[1], w11
; CHECK-i32-NEXT: fcvtzs w8, s2
; CHECK-i32-NEXT: mov v1.s[1], w10
; CHECK-i32-NEXT: frintx s2, s3
; CHECK-i32-NEXT: frintx s3, s5
; CHECK-i32-NEXT: mov v0.s[2], w12
; CHECK-i32-NEXT: mov v1.s[2], w8
; CHECK-i32-NEXT: fcvtzs w9, s2
; CHECK-i32-NEXT: fcvtzs w8, s3
; CHECK-i32-NEXT: mov v0.s[3], w9
; CHECK-i32-NEXT: mov v1.s[3], w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v8f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: mov h4, v0.h[2]
; CHECK-i64-NEXT: mov h3, v0.h[1]
; CHECK-i64-NEXT: mov h7, v0.h[3]
; CHECK-i64-NEXT: fcvt s0, h0
; CHECK-i64-NEXT: mov h2, v1.h[2]
; CHECK-i64-NEXT: mov h5, v1.h[1]
; CHECK-i64-NEXT: mov h6, v1.h[3]
; CHECK-i64-NEXT: fcvt s1, h1
; CHECK-i64-NEXT: fcvt s4, h4
; CHECK-i64-NEXT: fcvt s3, h3
; CHECK-i64-NEXT: fcvt s7, h7
; CHECK-i64-NEXT: frintx s0, s0
; CHECK-i64-NEXT: fcvt s2, h2
; CHECK-i64-NEXT: fcvt s5, h5
; CHECK-i64-NEXT: fcvt s6, h6
; CHECK-i64-NEXT: frintx s1, s1
; CHECK-i64-NEXT: frintx s4, s4
; CHECK-i64-NEXT: frintx s3, s3
; CHECK-i64-NEXT: frintx s7, s7
; CHECK-i64-NEXT: fcvtzs x9, s0
; CHECK-i64-NEXT: frintx s2, s2
; CHECK-i64-NEXT: frintx s5, s5
; CHECK-i64-NEXT: frintx s6, s6
; CHECK-i64-NEXT: fcvtzs x8, s1
; CHECK-i64-NEXT: fcvtzs x12, s4
; CHECK-i64-NEXT: fcvtzs x11, s3
; CHECK-i64-NEXT: fcvtzs x15, s7
; CHECK-i64-NEXT: fmov d0, x9
; CHECK-i64-NEXT: fcvtzs x10, s2
; CHECK-i64-NEXT: fcvtzs x13, s5
; CHECK-i64-NEXT: fcvtzs x14, s6
; CHECK-i64-NEXT: fmov d2, x8
; CHECK-i64-NEXT: fmov d1, x12
; CHECK-i64-NEXT: mov v0.d[1], x11
; CHECK-i64-NEXT: fmov d3, x10
; CHECK-i64-NEXT: mov v2.d[1], x13
; CHECK-i64-NEXT: mov v1.d[1], x15
; CHECK-i64-NEXT: mov v3.d[1], x14
; CHECK-i64-NEXT: ret
%a = call <8 x iXLen> @llvm.lrint.v8iXLen.v8f16(<8 x half> %x)
ret <8 x iXLen> %a
}
declare <8 x iXLen> @llvm.lrint.v8iXLen.v8f16(<8 x half>)
define <16 x iXLen> @lrint_v16f16(<16 x half> %x) {
; CHECK-i32-LABEL: lrint_v16f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ext v2.16b, v0.16b, v0.16b, #8
; CHECK-i32-NEXT: ext v3.16b, v1.16b, v1.16b, #8
; CHECK-i32-NEXT: mov h18, v0.h[1]
; CHECK-i32-NEXT: mov h19, v1.h[1]
; CHECK-i32-NEXT: fcvt s20, h0
; CHECK-i32-NEXT: mov h21, v0.h[2]
; CHECK-i32-NEXT: mov h0, v0.h[3]
; CHECK-i32-NEXT: mov h4, v2.h[1]
; CHECK-i32-NEXT: mov h5, v2.h[2]
; CHECK-i32-NEXT: fcvt s6, h2
; CHECK-i32-NEXT: fcvt s7, h3
; CHECK-i32-NEXT: mov h16, v3.h[1]
; CHECK-i32-NEXT: mov h17, v3.h[2]
; CHECK-i32-NEXT: fcvt s18, h18
; CHECK-i32-NEXT: fcvt s19, h19
; CHECK-i32-NEXT: mov h2, v2.h[3]
; CHECK-i32-NEXT: fcvt s4, h4
; CHECK-i32-NEXT: fcvt s5, h5
; CHECK-i32-NEXT: frintx s6, s6
; CHECK-i32-NEXT: frintx s7, s7
; CHECK-i32-NEXT: fcvt s16, h16
; CHECK-i32-NEXT: fcvt s17, h17
; CHECK-i32-NEXT: frintx s18, s18
; CHECK-i32-NEXT: fcvt s2, h2
; CHECK-i32-NEXT: frintx s4, s4
; CHECK-i32-NEXT: frintx s5, s5
; CHECK-i32-NEXT: fcvtzs w8, s6
; CHECK-i32-NEXT: fcvt s6, h1
; CHECK-i32-NEXT: fcvtzs w9, s7
; CHECK-i32-NEXT: mov h7, v1.h[2]
; CHECK-i32-NEXT: frintx s16, s16
; CHECK-i32-NEXT: fcvtzs w15, s18
; CHECK-i32-NEXT: fcvtzs w10, s4
; CHECK-i32-NEXT: frintx s4, s17
; CHECK-i32-NEXT: fcvtzs w11, s5
; CHECK-i32-NEXT: frintx s5, s20
; CHECK-i32-NEXT: fcvt s17, h21
; CHECK-i32-NEXT: frintx s6, s6
; CHECK-i32-NEXT: fcvtzs w12, s16
; CHECK-i32-NEXT: frintx s16, s19
; CHECK-i32-NEXT: fcvt s7, h7
; CHECK-i32-NEXT: mov h19, v1.h[3]
; CHECK-i32-NEXT: fmov s1, w8
; CHECK-i32-NEXT: fcvtzs w13, s4
; CHECK-i32-NEXT: mov h4, v3.h[3]
; CHECK-i32-NEXT: fmov s3, w9
; CHECK-i32-NEXT: fcvtzs w14, s5
; CHECK-i32-NEXT: frintx s5, s17
; CHECK-i32-NEXT: fcvtzs w16, s6
; CHECK-i32-NEXT: fcvt s17, h0
; CHECK-i32-NEXT: fcvtzs w8, s16
; CHECK-i32-NEXT: frintx s6, s7
; CHECK-i32-NEXT: fcvt s7, h19
; CHECK-i32-NEXT: mov v1.s[1], w10
; CHECK-i32-NEXT: mov v3.s[1], w12
; CHECK-i32-NEXT: fcvt s4, h4
; CHECK-i32-NEXT: fcvtzs w9, s5
; CHECK-i32-NEXT: fmov s0, w14
; CHECK-i32-NEXT: frintx s5, s2
; CHECK-i32-NEXT: fmov s2, w16
; CHECK-i32-NEXT: frintx s16, s17
; CHECK-i32-NEXT: fcvtzs w10, s6
; CHECK-i32-NEXT: frintx s6, s7
; CHECK-i32-NEXT: mov v1.s[2], w11
; CHECK-i32-NEXT: mov v3.s[2], w13
; CHECK-i32-NEXT: mov v0.s[1], w15
; CHECK-i32-NEXT: frintx s4, s4
; CHECK-i32-NEXT: mov v2.s[1], w8
; CHECK-i32-NEXT: fcvtzs w8, s5
; CHECK-i32-NEXT: fcvtzs w12, s16
; CHECK-i32-NEXT: mov v0.s[2], w9
; CHECK-i32-NEXT: fcvtzs w9, s4
; CHECK-i32-NEXT: mov v2.s[2], w10
; CHECK-i32-NEXT: fcvtzs w10, s6
; CHECK-i32-NEXT: mov v1.s[3], w8
; CHECK-i32-NEXT: mov v0.s[3], w12
; CHECK-i32-NEXT: mov v3.s[3], w9
; CHECK-i32-NEXT: mov v2.s[3], w10
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v16f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v2.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: ext v3.16b, v1.16b, v1.16b, #8
; CHECK-i64-NEXT: mov h17, v0.h[1]
; CHECK-i64-NEXT: mov h19, v0.h[2]
; CHECK-i64-NEXT: fcvt s18, h0
; CHECK-i64-NEXT: mov h0, v0.h[3]
; CHECK-i64-NEXT: mov h4, v2.h[1]
; CHECK-i64-NEXT: mov h5, v2.h[2]
; CHECK-i64-NEXT: fcvt s7, h3
; CHECK-i64-NEXT: fcvt s6, h2
; CHECK-i64-NEXT: mov h16, v3.h[2]
; CHECK-i64-NEXT: mov h2, v2.h[3]
; CHECK-i64-NEXT: fcvt s17, h17
; CHECK-i64-NEXT: fcvt s19, h19
; CHECK-i64-NEXT: frintx s18, s18
; CHECK-i64-NEXT: fcvt s0, h0
; CHECK-i64-NEXT: fcvt s4, h4
; CHECK-i64-NEXT: fcvt s5, h5
; CHECK-i64-NEXT: frintx s7, s7
; CHECK-i64-NEXT: frintx s6, s6
; CHECK-i64-NEXT: fcvt s16, h16
; CHECK-i64-NEXT: fcvt s2, h2
; CHECK-i64-NEXT: frintx s17, s17
; CHECK-i64-NEXT: frintx s19, s19
; CHECK-i64-NEXT: fcvtzs x13, s18
; CHECK-i64-NEXT: frintx s0, s0
; CHECK-i64-NEXT: frintx s4, s4
; CHECK-i64-NEXT: frintx s5, s5
; CHECK-i64-NEXT: fcvtzs x9, s7
; CHECK-i64-NEXT: mov h7, v1.h[2]
; CHECK-i64-NEXT: fcvtzs x8, s6
; CHECK-i64-NEXT: mov h6, v1.h[1]
; CHECK-i64-NEXT: frintx s16, s16
; CHECK-i64-NEXT: fcvtzs x14, s17
; CHECK-i64-NEXT: fcvtzs x15, s19
; CHECK-i64-NEXT: fcvtzs x10, s4
; CHECK-i64-NEXT: mov h4, v3.h[1]
; CHECK-i64-NEXT: fcvtzs x11, s5
; CHECK-i64-NEXT: mov h5, v1.h[3]
; CHECK-i64-NEXT: mov h3, v3.h[3]
; CHECK-i64-NEXT: fcvt s1, h1
; CHECK-i64-NEXT: fcvt s7, h7
; CHECK-i64-NEXT: fcvt s6, h6
; CHECK-i64-NEXT: fcvtzs x12, s16
; CHECK-i64-NEXT: frintx s16, s2
; CHECK-i64-NEXT: fmov d2, x8
; CHECK-i64-NEXT: fcvt s4, h4
; CHECK-i64-NEXT: fcvt s3, h3
; CHECK-i64-NEXT: fcvt s5, h5
; CHECK-i64-NEXT: frintx s1, s1
; CHECK-i64-NEXT: frintx s7, s7
; CHECK-i64-NEXT: frintx s17, s6
; CHECK-i64-NEXT: fmov d6, x9
; CHECK-i64-NEXT: mov v2.d[1], x10
; CHECK-i64-NEXT: frintx s4, s4
; CHECK-i64-NEXT: frintx s18, s3
; CHECK-i64-NEXT: frintx s5, s5
; CHECK-i64-NEXT: fcvtzs x8, s1
; CHECK-i64-NEXT: fcvtzs x9, s7
; CHECK-i64-NEXT: fmov d3, x11
; CHECK-i64-NEXT: fcvtzs x11, s0
; CHECK-i64-NEXT: fmov d7, x12
; CHECK-i64-NEXT: fcvtzs x12, s16
; CHECK-i64-NEXT: fcvtzs x16, s17
; CHECK-i64-NEXT: fcvtzs x17, s4
; CHECK-i64-NEXT: fmov d0, x13
; CHECK-i64-NEXT: fmov d1, x15
; CHECK-i64-NEXT: fcvtzs x18, s18
; CHECK-i64-NEXT: fcvtzs x0, s5
; CHECK-i64-NEXT: fmov d4, x8
; CHECK-i64-NEXT: fmov d5, x9
; CHECK-i64-NEXT: mov v0.d[1], x14
; CHECK-i64-NEXT: mov v1.d[1], x11
; CHECK-i64-NEXT: mov v3.d[1], x12
; CHECK-i64-NEXT: mov v4.d[1], x16
; CHECK-i64-NEXT: mov v6.d[1], x17
; CHECK-i64-NEXT: mov v7.d[1], x18
; CHECK-i64-NEXT: mov v5.d[1], x0
; CHECK-i64-NEXT: ret
%a = call <16 x iXLen> @llvm.lrint.v16iXLen.v16f16(<16 x half> %x)
ret <16 x iXLen> %a
}
declare <16 x iXLen> @llvm.lrint.v16iXLen.v16f16(<16 x half>)
define <32 x iXLen> @lrint_v32f16(<32 x half> %x) {
; CHECK-i32-LABEL: lrint_v32f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ext v5.16b, v0.16b, v0.16b, #8
; CHECK-i32-NEXT: ext v4.16b, v1.16b, v1.16b, #8
; CHECK-i32-NEXT: ext v17.16b, v2.16b, v2.16b, #8
; CHECK-i32-NEXT: mov h6, v5.h[1]
; CHECK-i32-NEXT: fcvt s7, h5
; CHECK-i32-NEXT: mov h16, v5.h[2]
; CHECK-i32-NEXT: mov h5, v5.h[3]
; CHECK-i32-NEXT: mov h18, v4.h[1]
; CHECK-i32-NEXT: mov h20, v4.h[3]
; CHECK-i32-NEXT: mov h19, v4.h[2]
; CHECK-i32-NEXT: fcvt s21, h4
; CHECK-i32-NEXT: mov h23, v17.h[1]
; CHECK-i32-NEXT: ext v4.16b, v3.16b, v3.16b, #8
; CHECK-i32-NEXT: fcvt s22, h17
; CHECK-i32-NEXT: fcvt s6, h6
; CHECK-i32-NEXT: frintx s7, s7
; CHECK-i32-NEXT: fcvt s16, h16
; CHECK-i32-NEXT: fcvt s5, h5
; CHECK-i32-NEXT: fcvt s18, h18
; CHECK-i32-NEXT: fcvt s20, h20
; CHECK-i32-NEXT: fcvt s19, h19
; CHECK-i32-NEXT: frintx s22, s22
; CHECK-i32-NEXT: frintx s6, s6
; CHECK-i32-NEXT: fcvtzs w12, s7
; CHECK-i32-NEXT: frintx s7, s16
; CHECK-i32-NEXT: frintx s5, s5
; CHECK-i32-NEXT: frintx s16, s21
; CHECK-i32-NEXT: fcvt s21, h23
; CHECK-i32-NEXT: frintx s18, s18
; CHECK-i32-NEXT: frintx s20, s20
; CHECK-i32-NEXT: frintx s19, s19
; CHECK-i32-NEXT: fcvtzs w15, s22
; CHECK-i32-NEXT: mov h22, v1.h[2]
; CHECK-i32-NEXT: fcvtzs w17, s6
; CHECK-i32-NEXT: mov h6, v17.h[2]
; CHECK-i32-NEXT: mov h17, v17.h[3]
; CHECK-i32-NEXT: fcvtzs w9, s7
; CHECK-i32-NEXT: mov h7, v4.h[2]
; CHECK-i32-NEXT: fcvtzs w8, s5
; CHECK-i32-NEXT: mov h5, v4.h[1]
; CHECK-i32-NEXT: fcvtzs w13, s16
; CHECK-i32-NEXT: frintx s16, s21
; CHECK-i32-NEXT: fcvtzs w14, s18
; CHECK-i32-NEXT: fcvtzs w10, s20
; CHECK-i32-NEXT: fcvt s18, h4
; CHECK-i32-NEXT: fcvt s6, h6
; CHECK-i32-NEXT: fcvt s17, h17
; CHECK-i32-NEXT: mov h20, v0.h[2]
; CHECK-i32-NEXT: fcvt s7, h7
; CHECK-i32-NEXT: fcvtzs w11, s19
; CHECK-i32-NEXT: mov h19, v0.h[1]
; CHECK-i32-NEXT: fcvt s5, h5
; CHECK-i32-NEXT: fcvtzs w0, s16
; CHECK-i32-NEXT: mov h21, v1.h[1]
; CHECK-i32-NEXT: frintx s18, s18
; CHECK-i32-NEXT: mov h4, v4.h[3]
; CHECK-i32-NEXT: frintx s6, s6
; CHECK-i32-NEXT: frintx s16, s17
; CHECK-i32-NEXT: mov h17, v0.h[3]
; CHECK-i32-NEXT: fcvt s0, h0
; CHECK-i32-NEXT: fcvt s19, h19
; CHECK-i32-NEXT: frintx s5, s5
; CHECK-i32-NEXT: fcvtzs w2, s18
; CHECK-i32-NEXT: fcvt s18, h21
; CHECK-i32-NEXT: fcvt s21, h2
; CHECK-i32-NEXT: fcvtzs w18, s6
; CHECK-i32-NEXT: frintx s6, s7
; CHECK-i32-NEXT: fcvt s7, h20
; CHECK-i32-NEXT: fcvtzs w16, s16
; CHECK-i32-NEXT: fcvt s16, h17
; CHECK-i32-NEXT: fcvt s17, h1
; CHECK-i32-NEXT: frintx s0, s0
; CHECK-i32-NEXT: fcvtzs w3, s5
; CHECK-i32-NEXT: frintx s5, s19
; CHECK-i32-NEXT: fcvt s19, h22
; CHECK-i32-NEXT: mov h1, v1.h[3]
; CHECK-i32-NEXT: fcvtzs w1, s6
; CHECK-i32-NEXT: frintx s6, s7
; CHECK-i32-NEXT: mov h7, v2.h[1]
; CHECK-i32-NEXT: frintx s17, s17
; CHECK-i32-NEXT: frintx s20, s16
; CHECK-i32-NEXT: fmov s16, w12
; CHECK-i32-NEXT: fcvtzs w4, s0
; CHECK-i32-NEXT: frintx s0, s18
; CHECK-i32-NEXT: fcvtzs w5, s5
; CHECK-i32-NEXT: frintx s5, s19
; CHECK-i32-NEXT: frintx s18, s21
; CHECK-i32-NEXT: fcvt s19, h3
; CHECK-i32-NEXT: fcvtzs w12, s6
; CHECK-i32-NEXT: fcvt s6, h7
; CHECK-i32-NEXT: mov h7, v3.h[1]
; CHECK-i32-NEXT: fcvtzs w6, s17
; CHECK-i32-NEXT: fmov s17, w13
; CHECK-i32-NEXT: mov v16.s[1], w17
; CHECK-i32-NEXT: fcvtzs w17, s20
; CHECK-i32-NEXT: fcvtzs w7, s0
; CHECK-i32-NEXT: mov h0, v2.h[2]
; CHECK-i32-NEXT: mov h20, v3.h[2]
; CHECK-i32-NEXT: fcvtzs w13, s5
; CHECK-i32-NEXT: fmov s5, w15
; CHECK-i32-NEXT: frintx s6, s6
; CHECK-i32-NEXT: fcvt s7, h7
; CHECK-i32-NEXT: mov v17.s[1], w14
; CHECK-i32-NEXT: fcvtzs w14, s18
; CHECK-i32-NEXT: frintx s18, s19
; CHECK-i32-NEXT: mov h2, v2.h[3]
; CHECK-i32-NEXT: fcvt s0, h0
; CHECK-i32-NEXT: mov h3, v3.h[3]
; CHECK-i32-NEXT: mov v5.s[1], w0
; CHECK-i32-NEXT: fcvt s19, h20
; CHECK-i32-NEXT: fcvt s1, h1
; CHECK-i32-NEXT: mov v16.s[2], w9
; CHECK-i32-NEXT: fcvtzs w15, s6
; CHECK-i32-NEXT: frintx s6, s7
; CHECK-i32-NEXT: fmov s7, w2
; CHECK-i32-NEXT: fcvtzs w0, s18
; CHECK-i32-NEXT: fcvt s20, h2
; CHECK-i32-NEXT: fcvt s18, h4
; CHECK-i32-NEXT: frintx s21, s0
; CHECK-i32-NEXT: fcvt s3, h3
; CHECK-i32-NEXT: fmov s0, w4
; CHECK-i32-NEXT: frintx s19, s19
; CHECK-i32-NEXT: fmov s2, w6
; CHECK-i32-NEXT: fmov s4, w14
; CHECK-i32-NEXT: fcvtzs w2, s6
; CHECK-i32-NEXT: mov v7.s[1], w3
; CHECK-i32-NEXT: frintx s1, s1
; CHECK-i32-NEXT: fmov s6, w0
; CHECK-i32-NEXT: mov v0.s[1], w5
; CHECK-i32-NEXT: frintx s20, s20
; CHECK-i32-NEXT: mov v2.s[1], w7
; CHECK-i32-NEXT: fcvtzs w3, s21
; CHECK-i32-NEXT: mov v4.s[1], w15
; CHECK-i32-NEXT: fcvtzs w14, s19
; CHECK-i32-NEXT: frintx s18, s18
; CHECK-i32-NEXT: frintx s3, s3
; CHECK-i32-NEXT: mov v6.s[1], w2
; CHECK-i32-NEXT: mov v17.s[2], w11
; CHECK-i32-NEXT: fcvtzs w15, s1
; CHECK-i32-NEXT: fcvtzs w0, s20
; CHECK-i32-NEXT: mov v5.s[2], w18
; CHECK-i32-NEXT: mov v0.s[2], w12
; CHECK-i32-NEXT: mov v7.s[2], w1
; CHECK-i32-NEXT: mov v2.s[2], w13
; CHECK-i32-NEXT: mov v4.s[2], w3
; CHECK-i32-NEXT: fcvtzs w9, s18
; CHECK-i32-NEXT: fcvtzs w11, s3
; CHECK-i32-NEXT: mov v16.s[3], w8
; CHECK-i32-NEXT: mov v6.s[2], w14
; CHECK-i32-NEXT: mov v17.s[3], w10
; CHECK-i32-NEXT: mov v0.s[3], w17
; CHECK-i32-NEXT: mov v5.s[3], w16
; CHECK-i32-NEXT: mov v2.s[3], w15
; CHECK-i32-NEXT: mov v4.s[3], w0
; CHECK-i32-NEXT: mov v7.s[3], w9
; CHECK-i32-NEXT: mov v1.16b, v16.16b
; CHECK-i32-NEXT: mov v6.s[3], w11
; CHECK-i32-NEXT: mov v3.16b, v17.16b
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v32f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v4.16b, v1.16b, v1.16b, #8
; CHECK-i64-NEXT: ext v5.16b, v2.16b, v2.16b, #8
; CHECK-i64-NEXT: ext v6.16b, v3.16b, v3.16b, #8
; CHECK-i64-NEXT: ext v7.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: mov h19, v0.h[1]
; CHECK-i64-NEXT: fcvt s21, h0
; CHECK-i64-NEXT: mov h23, v1.h[2]
; CHECK-i64-NEXT: fcvt s22, h1
; CHECK-i64-NEXT: fcvt s26, h2
; CHECK-i64-NEXT: mov h27, v2.h[1]
; CHECK-i64-NEXT: mov h28, v2.h[2]
; CHECK-i64-NEXT: mov h16, v4.h[2]
; CHECK-i64-NEXT: fcvt s17, h5
; CHECK-i64-NEXT: mov h18, v5.h[2]
; CHECK-i64-NEXT: mov h20, v6.h[2]
; CHECK-i64-NEXT: fcvt s24, h7
; CHECK-i64-NEXT: fcvt s25, h6
; CHECK-i64-NEXT: fcvt s19, h19
; CHECK-i64-NEXT: frintx s22, s22
; CHECK-i64-NEXT: fcvt s16, h16
; CHECK-i64-NEXT: frintx s17, s17
; CHECK-i64-NEXT: fcvt s18, h18
; CHECK-i64-NEXT: fcvt s20, h20
; CHECK-i64-NEXT: frintx s16, s16
; CHECK-i64-NEXT: fcvtzs x12, s17
; CHECK-i64-NEXT: frintx s17, s18
; CHECK-i64-NEXT: frintx s18, s21
; CHECK-i64-NEXT: fcvt s21, h23
; CHECK-i64-NEXT: frintx s23, s24
; CHECK-i64-NEXT: frintx s24, s25
; CHECK-i64-NEXT: frintx s25, s19
; CHECK-i64-NEXT: mov h19, v7.h[1]
; CHECK-i64-NEXT: fcvtzs x13, s16
; CHECK-i64-NEXT: frintx s16, s20
; CHECK-i64-NEXT: frintx s20, s26
; CHECK-i64-NEXT: fcvtzs x9, s23
; CHECK-i64-NEXT: mov h23, v3.h[2]
; CHECK-i64-NEXT: fcvt s26, h27
; CHECK-i64-NEXT: fcvtzs x15, s24
; CHECK-i64-NEXT: fcvtzs x10, s25
; CHECK-i64-NEXT: fcvt s24, h28
; CHECK-i64-NEXT: mov h25, v3.h[3]
; CHECK-i64-NEXT: fcvtzs x14, s17
; CHECK-i64-NEXT: frintx s21, s21
; CHECK-i64-NEXT: fmov d17, x12
; CHECK-i64-NEXT: fcvtzs x12, s16
; CHECK-i64-NEXT: fmov d16, x13
; CHECK-i64-NEXT: fcvtzs x13, s22
; CHECK-i64-NEXT: fcvt s22, h3
; CHECK-i64-NEXT: mov h3, v3.h[1]
; CHECK-i64-NEXT: mov h27, v0.h[2]
; CHECK-i64-NEXT: mov h28, v2.h[3]
; CHECK-i64-NEXT: fcvt s23, h23
; CHECK-i64-NEXT: frintx s26, s26
; CHECK-i64-NEXT: fcvtzs x16, s20
; CHECK-i64-NEXT: frintx s20, s24
; CHECK-i64-NEXT: fcvt s24, h25
; CHECK-i64-NEXT: fcvtzs x11, s18
; CHECK-i64-NEXT: fmov d18, x14
; CHECK-i64-NEXT: fcvtzs x14, s21
; CHECK-i64-NEXT: frintx s22, s22
; CHECK-i64-NEXT: fcvt s3, h3
; CHECK-i64-NEXT: fcvt s25, h27
; CHECK-i64-NEXT: fcvt s27, h28
; CHECK-i64-NEXT: frintx s23, s23
; CHECK-i64-NEXT: mov h21, v1.h[3]
; CHECK-i64-NEXT: fmov d2, x15
; CHECK-i64-NEXT: fcvtzs x15, s26
; CHECK-i64-NEXT: fmov d26, x13
; CHECK-i64-NEXT: mov h1, v1.h[1]
; CHECK-i64-NEXT: fcvtzs x13, s20
; CHECK-i64-NEXT: frintx s20, s24
; CHECK-i64-NEXT: fmov d24, x14
; CHECK-i64-NEXT: fcvtzs x14, s22
; CHECK-i64-NEXT: frintx s3, s3
; CHECK-i64-NEXT: fmov d22, x16
; CHECK-i64-NEXT: frintx s27, s27
; CHECK-i64-NEXT: fcvtzs x16, s23
; CHECK-i64-NEXT: fcvt s21, h21
; CHECK-i64-NEXT: frintx s25, s25
; CHECK-i64-NEXT: fcvt s1, h1
; CHECK-i64-NEXT: mov h0, v0.h[3]
; CHECK-i64-NEXT: mov h23, v7.h[2]
; CHECK-i64-NEXT: mov v22.d[1], x15
; CHECK-i64-NEXT: fcvtzs x15, s20
; CHECK-i64-NEXT: fmov d20, x13
; CHECK-i64-NEXT: fcvtzs x13, s3
; CHECK-i64-NEXT: fmov d3, x14
; CHECK-i64-NEXT: fcvtzs x14, s27
; CHECK-i64-NEXT: fmov d27, x16
; CHECK-i64-NEXT: frintx s21, s21
; CHECK-i64-NEXT: mov h7, v7.h[3]
; CHECK-i64-NEXT: frintx s1, s1
; CHECK-i64-NEXT: fcvt s0, h0
; CHECK-i64-NEXT: fcvt s23, h23
; CHECK-i64-NEXT: fcvt s19, h19
; CHECK-i64-NEXT: mov v27.d[1], x15
; CHECK-i64-NEXT: fcvtzs x15, s25
; CHECK-i64-NEXT: mov h25, v6.h[3]
; CHECK-i64-NEXT: mov h6, v6.h[1]
; CHECK-i64-NEXT: mov v3.d[1], x13
; CHECK-i64-NEXT: fcvtzs x13, s21
; CHECK-i64-NEXT: mov h21, v5.h[1]
; CHECK-i64-NEXT: mov h5, v5.h[3]
; CHECK-i64-NEXT: mov v20.d[1], x14
; CHECK-i64-NEXT: fcvtzs x14, s1
; CHECK-i64-NEXT: mov h1, v4.h[1]
; CHECK-i64-NEXT: frintx s0, s0
; CHECK-i64-NEXT: fcvt s25, h25
; CHECK-i64-NEXT: fcvt s7, h7
; CHECK-i64-NEXT: stp q3, q27, [x8, #192]
; CHECK-i64-NEXT: fcvt s6, h6
; CHECK-i64-NEXT: mov h3, v4.h[3]
; CHECK-i64-NEXT: stp q22, q20, [x8, #128]
; CHECK-i64-NEXT: fcvt s21, h21
; CHECK-i64-NEXT: fcvt s5, h5
; CHECK-i64-NEXT: mov v24.d[1], x13
; CHECK-i64-NEXT: mov v26.d[1], x14
; CHECK-i64-NEXT: fcvt s4, h4
; CHECK-i64-NEXT: frintx s22, s25
; CHECK-i64-NEXT: fmov d20, x12
; CHECK-i64-NEXT: fcvt s1, h1
; CHECK-i64-NEXT: frintx s6, s6
; CHECK-i64-NEXT: fcvt s3, h3
; CHECK-i64-NEXT: fcvtzs x12, s0
; CHECK-i64-NEXT: frintx s5, s5
; CHECK-i64-NEXT: frintx s21, s21
; CHECK-i64-NEXT: fmov d0, x11
; CHECK-i64-NEXT: stp q26, q24, [x8, #64]
; CHECK-i64-NEXT: fmov d24, x15
; CHECK-i64-NEXT: frintx s4, s4
; CHECK-i64-NEXT: fcvtzs x11, s22
; CHECK-i64-NEXT: frintx s22, s23
; CHECK-i64-NEXT: frintx s1, s1
; CHECK-i64-NEXT: fcvtzs x13, s6
; CHECK-i64-NEXT: frintx s3, s3
; CHECK-i64-NEXT: frintx s6, s7
; CHECK-i64-NEXT: fcvtzs x14, s5
; CHECK-i64-NEXT: mov v24.d[1], x12
; CHECK-i64-NEXT: frintx s5, s19
; CHECK-i64-NEXT: fcvtzs x12, s21
; CHECK-i64-NEXT: mov v0.d[1], x10
; CHECK-i64-NEXT: fcvtzs x10, s4
; CHECK-i64-NEXT: mov v20.d[1], x11
; CHECK-i64-NEXT: fcvtzs x11, s22
; CHECK-i64-NEXT: mov v2.d[1], x13
; CHECK-i64-NEXT: fcvtzs x15, s3
; CHECK-i64-NEXT: fcvtzs x13, s1
; CHECK-i64-NEXT: mov v18.d[1], x14
; CHECK-i64-NEXT: fcvtzs x14, s6
; CHECK-i64-NEXT: stp q0, q24, [x8]
; CHECK-i64-NEXT: mov v17.d[1], x12
; CHECK-i64-NEXT: fcvtzs x12, s5
; CHECK-i64-NEXT: fmov d0, x10
; CHECK-i64-NEXT: fmov d1, x11
; CHECK-i64-NEXT: stp q2, q20, [x8, #224]
; CHECK-i64-NEXT: fmov d2, x9
; CHECK-i64-NEXT: mov v16.d[1], x15
; CHECK-i64-NEXT: stp q17, q18, [x8, #160]
; CHECK-i64-NEXT: mov v0.d[1], x13
; CHECK-i64-NEXT: mov v1.d[1], x14
; CHECK-i64-NEXT: mov v2.d[1], x12
; CHECK-i64-NEXT: stp q0, q16, [x8, #96]
; CHECK-i64-NEXT: stp q2, q1, [x8, #32]
; CHECK-i64-NEXT: ret
%a = call <32 x iXLen> @llvm.lrint.v32iXLen.v32f16(<32 x half> %x)
ret <32 x iXLen> %a
}
declare <32 x iXLen> @llvm.lrint.v32iXLen.v32f16(<32 x half>)
define <1 x iXLen> @lrint_v1f32(<1 x float> %x) {
; CHECK-i32-LABEL: lrint_v1f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.2s, v0.2s
; CHECK-i32-NEXT: fcvtzs v0.2s, v0.2s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-SD-LABEL: lrint_v1f32:
; CHECK-i64-SD: // %bb.0:
; CHECK-i64-SD-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-i64-SD-NEXT: frintx s0, s0
; CHECK-i64-SD-NEXT: fcvtzs x8, s0
; CHECK-i64-SD-NEXT: fmov d0, x8
; CHECK-i64-SD-NEXT: ret
;
; CHECK-i64-GI-LABEL: lrint_v1f32:
; CHECK-i64-GI: // %bb.0:
; CHECK-i64-GI-NEXT: frintx s0, s0
; CHECK-i64-GI-NEXT: fcvtzs x8, s0
; CHECK-i64-GI-NEXT: fmov d0, x8
; CHECK-i64-GI-NEXT: ret
%a = call <1 x iXLen> @llvm.lrint.v1iXLen.v1f32(<1 x float> %x)
ret <1 x iXLen> %a
}
declare <1 x iXLen> @llvm.lrint.v1iXLen.v1f32(<1 x float>)
define <2 x iXLen> @lrint_v2f32(<2 x float> %x) {
; CHECK-i32-LABEL: lrint_v2f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.2s, v0.2s
; CHECK-i32-NEXT: fcvtzs v0.2s, v0.2s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v2f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.2s, v0.2s
; CHECK-i64-NEXT: fcvtl v0.2d, v0.2s
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: ret
%a = call <2 x iXLen> @llvm.lrint.v2iXLen.v2f32(<2 x float> %x)
ret <2 x iXLen> %a
}
declare <2 x iXLen> @llvm.lrint.v2iXLen.v2f32(<2 x float>)
define <4 x iXLen> @lrint_v4f32(<4 x float> %x) {
; CHECK-i32-LABEL: lrint_v4f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.4s, v0.4s
; CHECK-i32-NEXT: fcvtzs v0.4s, v0.4s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v4f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: frintx v0.2s, v0.2s
; CHECK-i64-NEXT: frintx v1.2s, v1.2s
; CHECK-i64-NEXT: fcvtl v0.2d, v0.2s
; CHECK-i64-NEXT: fcvtl v1.2d, v1.2s
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v1.2d, v1.2d
; CHECK-i64-NEXT: ret
%a = call <4 x iXLen> @llvm.lrint.v4iXLen.v4f32(<4 x float> %x)
ret <4 x iXLen> %a
}
declare <4 x iXLen> @llvm.lrint.v4iXLen.v4f32(<4 x float>)
define <8 x iXLen> @lrint_v8f32(<8 x float> %x) {
; CHECK-i32-LABEL: lrint_v8f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.4s, v0.4s
; CHECK-i32-NEXT: frintx v1.4s, v1.4s
; CHECK-i32-NEXT: fcvtzs v0.4s, v0.4s
; CHECK-i32-NEXT: fcvtzs v1.4s, v1.4s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v8f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v2.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: ext v3.16b, v1.16b, v1.16b, #8
; CHECK-i64-NEXT: frintx v0.2s, v0.2s
; CHECK-i64-NEXT: frintx v1.2s, v1.2s
; CHECK-i64-NEXT: frintx v2.2s, v2.2s
; CHECK-i64-NEXT: frintx v3.2s, v3.2s
; CHECK-i64-NEXT: fcvtl v0.2d, v0.2s
; CHECK-i64-NEXT: fcvtl v1.2d, v1.2s
; CHECK-i64-NEXT: fcvtl v4.2d, v2.2s
; CHECK-i64-NEXT: fcvtl v3.2d, v3.2s
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v2.2d, v1.2d
; CHECK-i64-NEXT: fcvtzs v1.2d, v4.2d
; CHECK-i64-NEXT: fcvtzs v3.2d, v3.2d
; CHECK-i64-NEXT: ret
%a = call <8 x iXLen> @llvm.lrint.v8iXLen.v8f32(<8 x float> %x)
ret <8 x iXLen> %a
}
declare <8 x iXLen> @llvm.lrint.v8iXLen.v8f32(<8 x float>)
define <16 x iXLen> @lrint_v16f32(<16 x float> %x) {
; CHECK-i32-LABEL: lrint_v16f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.4s, v0.4s
; CHECK-i32-NEXT: frintx v1.4s, v1.4s
; CHECK-i32-NEXT: frintx v2.4s, v2.4s
; CHECK-i32-NEXT: frintx v3.4s, v3.4s
; CHECK-i32-NEXT: fcvtzs v0.4s, v0.4s
; CHECK-i32-NEXT: fcvtzs v1.4s, v1.4s
; CHECK-i32-NEXT: fcvtzs v2.4s, v2.4s
; CHECK-i32-NEXT: fcvtzs v3.4s, v3.4s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v16f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v4.16b, v1.16b, v1.16b, #8
; CHECK-i64-NEXT: ext v5.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: ext v6.16b, v2.16b, v2.16b, #8
; CHECK-i64-NEXT: ext v7.16b, v3.16b, v3.16b, #8
; CHECK-i64-NEXT: frintx v0.2s, v0.2s
; CHECK-i64-NEXT: frintx v1.2s, v1.2s
; CHECK-i64-NEXT: frintx v2.2s, v2.2s
; CHECK-i64-NEXT: frintx v3.2s, v3.2s
; CHECK-i64-NEXT: frintx v5.2s, v5.2s
; CHECK-i64-NEXT: frintx v4.2s, v4.2s
; CHECK-i64-NEXT: frintx v6.2s, v6.2s
; CHECK-i64-NEXT: frintx v7.2s, v7.2s
; CHECK-i64-NEXT: fcvtl v0.2d, v0.2s
; CHECK-i64-NEXT: fcvtl v1.2d, v1.2s
; CHECK-i64-NEXT: fcvtl v16.2d, v2.2s
; CHECK-i64-NEXT: fcvtl v18.2d, v3.2s
; CHECK-i64-NEXT: fcvtl v5.2d, v5.2s
; CHECK-i64-NEXT: fcvtl v17.2d, v4.2s
; CHECK-i64-NEXT: fcvtl v19.2d, v6.2s
; CHECK-i64-NEXT: fcvtl v7.2d, v7.2s
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v2.2d, v1.2d
; CHECK-i64-NEXT: fcvtzs v4.2d, v16.2d
; CHECK-i64-NEXT: fcvtzs v6.2d, v18.2d
; CHECK-i64-NEXT: fcvtzs v1.2d, v5.2d
; CHECK-i64-NEXT: fcvtzs v3.2d, v17.2d
; CHECK-i64-NEXT: fcvtzs v5.2d, v19.2d
; CHECK-i64-NEXT: fcvtzs v7.2d, v7.2d
; CHECK-i64-NEXT: ret
%a = call <16 x iXLen> @llvm.lrint.v16iXLen.v16f32(<16 x float> %x)
ret <16 x iXLen> %a
}
declare <16 x iXLen> @llvm.lrint.v16iXLen.v16f32(<16 x float>)
define <32 x iXLen> @lrint_v32f32(<32 x float> %x) {
; CHECK-i32-LABEL: lrint_v32f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.4s, v0.4s
; CHECK-i32-NEXT: frintx v1.4s, v1.4s
; CHECK-i32-NEXT: frintx v2.4s, v2.4s
; CHECK-i32-NEXT: frintx v3.4s, v3.4s
; CHECK-i32-NEXT: frintx v4.4s, v4.4s
; CHECK-i32-NEXT: frintx v5.4s, v5.4s
; CHECK-i32-NEXT: frintx v6.4s, v6.4s
; CHECK-i32-NEXT: frintx v7.4s, v7.4s
; CHECK-i32-NEXT: fcvtzs v0.4s, v0.4s
; CHECK-i32-NEXT: fcvtzs v1.4s, v1.4s
; CHECK-i32-NEXT: fcvtzs v2.4s, v2.4s
; CHECK-i32-NEXT: fcvtzs v3.4s, v3.4s
; CHECK-i32-NEXT: fcvtzs v4.4s, v4.4s
; CHECK-i32-NEXT: fcvtzs v5.4s, v5.4s
; CHECK-i32-NEXT: fcvtzs v6.4s, v6.4s
; CHECK-i32-NEXT: fcvtzs v7.4s, v7.4s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v32f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v16.16b, v7.16b, v7.16b, #8
; CHECK-i64-NEXT: ext v17.16b, v6.16b, v6.16b, #8
; CHECK-i64-NEXT: frintx v7.2s, v7.2s
; CHECK-i64-NEXT: frintx v6.2s, v6.2s
; CHECK-i64-NEXT: ext v18.16b, v5.16b, v5.16b, #8
; CHECK-i64-NEXT: ext v21.16b, v4.16b, v4.16b, #8
; CHECK-i64-NEXT: ext v22.16b, v2.16b, v2.16b, #8
; CHECK-i64-NEXT: frintx v5.2s, v5.2s
; CHECK-i64-NEXT: ext v23.16b, v3.16b, v3.16b, #8
; CHECK-i64-NEXT: frintx v4.2s, v4.2s
; CHECK-i64-NEXT: ext v19.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: ext v20.16b, v1.16b, v1.16b, #8
; CHECK-i64-NEXT: frintx v16.2s, v16.2s
; CHECK-i64-NEXT: frintx v17.2s, v17.2s
; CHECK-i64-NEXT: fcvtl v7.2d, v7.2s
; CHECK-i64-NEXT: fcvtl v6.2d, v6.2s
; CHECK-i64-NEXT: frintx v18.2s, v18.2s
; CHECK-i64-NEXT: frintx v21.2s, v21.2s
; CHECK-i64-NEXT: frintx v2.2s, v2.2s
; CHECK-i64-NEXT: frintx v3.2s, v3.2s
; CHECK-i64-NEXT: fcvtl v5.2d, v5.2s
; CHECK-i64-NEXT: frintx v23.2s, v23.2s
; CHECK-i64-NEXT: fcvtl v4.2d, v4.2s
; CHECK-i64-NEXT: frintx v1.2s, v1.2s
; CHECK-i64-NEXT: fcvtl v16.2d, v16.2s
; CHECK-i64-NEXT: fcvtl v17.2d, v17.2s
; CHECK-i64-NEXT: fcvtzs v7.2d, v7.2d
; CHECK-i64-NEXT: fcvtzs v6.2d, v6.2d
; CHECK-i64-NEXT: fcvtl v18.2d, v18.2s
; CHECK-i64-NEXT: fcvtl v21.2d, v21.2s
; CHECK-i64-NEXT: frintx v20.2s, v20.2s
; CHECK-i64-NEXT: fcvtl v3.2d, v3.2s
; CHECK-i64-NEXT: fcvtzs v5.2d, v5.2d
; CHECK-i64-NEXT: frintx v0.2s, v0.2s
; CHECK-i64-NEXT: fcvtl v2.2d, v2.2s
; CHECK-i64-NEXT: fcvtzs v4.2d, v4.2d
; CHECK-i64-NEXT: fcvtzs v16.2d, v16.2d
; CHECK-i64-NEXT: fcvtzs v17.2d, v17.2d
; CHECK-i64-NEXT: fcvtl v1.2d, v1.2s
; CHECK-i64-NEXT: fcvtzs v3.2d, v3.2d
; CHECK-i64-NEXT: fcvtl v0.2d, v0.2s
; CHECK-i64-NEXT: fcvtzs v2.2d, v2.2d
; CHECK-i64-NEXT: stp q6, q17, [x8, #192]
; CHECK-i64-NEXT: fcvtl v6.2d, v23.2s
; CHECK-i64-NEXT: frintx v17.2s, v19.2s
; CHECK-i64-NEXT: stp q7, q16, [x8, #224]
; CHECK-i64-NEXT: frintx v7.2s, v22.2s
; CHECK-i64-NEXT: fcvtzs v16.2d, v18.2d
; CHECK-i64-NEXT: fcvtzs v18.2d, v21.2d
; CHECK-i64-NEXT: fcvtzs v1.2d, v1.2d
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v6.2d, v6.2d
; CHECK-i64-NEXT: stp q5, q16, [x8, #160]
; CHECK-i64-NEXT: fcvtl v7.2d, v7.2s
; CHECK-i64-NEXT: fcvtl v5.2d, v20.2s
; CHECK-i64-NEXT: stp q4, q18, [x8, #128]
; CHECK-i64-NEXT: fcvtl v4.2d, v17.2s
; CHECK-i64-NEXT: stp q3, q6, [x8, #96]
; CHECK-i64-NEXT: fcvtzs v7.2d, v7.2d
; CHECK-i64-NEXT: fcvtzs v3.2d, v5.2d
; CHECK-i64-NEXT: stp q1, q3, [x8, #32]
; CHECK-i64-NEXT: stp q2, q7, [x8, #64]
; CHECK-i64-NEXT: fcvtzs v2.2d, v4.2d
; CHECK-i64-NEXT: stp q0, q2, [x8]
; CHECK-i64-NEXT: ret
%a = call <32 x iXLen> @llvm.lrint.v32iXLen.v32f32(<32 x float> %x)
ret <32 x iXLen> %a
}
declare <32 x iXLen> @llvm.lrint.v32iXLen.v32f32(<32 x float>)
define <1 x iXLen> @lrint_v1f64(<1 x double> %x) {
; CHECK-i32-LABEL: lrint_v1f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx d0, d0
; CHECK-i32-NEXT: fcvtzs w8, d0
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v1f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx d0, d0
; CHECK-i64-NEXT: fcvtzs x8, d0
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: ret
%a = call <1 x iXLen> @llvm.lrint.v1iXLen.v1f64(<1 x double> %x)
ret <1 x iXLen> %a
}
declare <1 x iXLen> @llvm.lrint.v1iXLen.v1f64(<1 x double>)
define <2 x iXLen> @lrint_v2f64(<2 x double> %x) {
; CHECK-i32-LABEL: lrint_v2f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.2d, v0.2d
; CHECK-i32-NEXT: mov d1, v0.d[1]
; CHECK-i32-NEXT: fcvtzs w8, d0
; CHECK-i32-NEXT: fcvtzs w9, d1
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: mov v0.s[1], w9
; CHECK-i32-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v2f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: ret
%a = call <2 x iXLen> @llvm.lrint.v2iXLen.v2f64(<2 x double> %x)
ret <2 x iXLen> %a
}
declare <2 x iXLen> @llvm.lrint.v2iXLen.v2f64(<2 x double>)
define <4 x iXLen> @lrint_v4f64(<4 x double> %x) {
; CHECK-i32-LABEL: lrint_v4f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.2d, v0.2d
; CHECK-i32-NEXT: frintx v1.2d, v1.2d
; CHECK-i32-NEXT: mov d2, v0.d[1]
; CHECK-i32-NEXT: fcvtzs w8, d0
; CHECK-i32-NEXT: fcvtzs w9, d2
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: fcvtzs w8, d1
; CHECK-i32-NEXT: mov d1, v1.d[1]
; CHECK-i32-NEXT: mov v0.s[1], w9
; CHECK-i32-NEXT: mov v0.s[2], w8
; CHECK-i32-NEXT: fcvtzs w8, d1
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v4f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.2d, v0.2d
; CHECK-i64-NEXT: frintx v1.2d, v1.2d
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v1.2d, v1.2d
; CHECK-i64-NEXT: ret
%a = call <4 x iXLen> @llvm.lrint.v4iXLen.v4f64(<4 x double> %x)
ret <4 x iXLen> %a
}
declare <4 x iXLen> @llvm.lrint.v4iXLen.v4f64(<4 x double>)
define <8 x iXLen> @lrint_v8f64(<8 x double> %x) {
; CHECK-i32-LABEL: lrint_v8f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v2.2d, v2.2d
; CHECK-i32-NEXT: frintx v0.2d, v0.2d
; CHECK-i32-NEXT: frintx v3.2d, v3.2d
; CHECK-i32-NEXT: mov d4, v0.d[1]
; CHECK-i32-NEXT: mov d5, v2.d[1]
; CHECK-i32-NEXT: fcvtzs w8, d0
; CHECK-i32-NEXT: fcvtzs w9, d2
; CHECK-i32-NEXT: frintx v2.2d, v1.2d
; CHECK-i32-NEXT: fcvtzs w10, d4
; CHECK-i32-NEXT: fcvtzs w11, d5
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: fmov s1, w9
; CHECK-i32-NEXT: fcvtzs w8, d2
; CHECK-i32-NEXT: mov d2, v2.d[1]
; CHECK-i32-NEXT: fcvtzs w9, d3
; CHECK-i32-NEXT: mov d3, v3.d[1]
; CHECK-i32-NEXT: mov v0.s[1], w10
; CHECK-i32-NEXT: mov v1.s[1], w11
; CHECK-i32-NEXT: mov v0.s[2], w8
; CHECK-i32-NEXT: fcvtzs w8, d2
; CHECK-i32-NEXT: mov v1.s[2], w9
; CHECK-i32-NEXT: fcvtzs w9, d3
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: mov v1.s[3], w9
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v8f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.2d, v0.2d
; CHECK-i64-NEXT: frintx v1.2d, v1.2d
; CHECK-i64-NEXT: frintx v2.2d, v2.2d
; CHECK-i64-NEXT: frintx v3.2d, v3.2d
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v1.2d, v1.2d
; CHECK-i64-NEXT: fcvtzs v2.2d, v2.2d
; CHECK-i64-NEXT: fcvtzs v3.2d, v3.2d
; CHECK-i64-NEXT: ret
%a = call <8 x iXLen> @llvm.lrint.v8iXLen.v8f64(<8 x double> %x)
ret <8 x iXLen> %a
}
declare <8 x iXLen> @llvm.lrint.v8iXLen.v8f64(<8 x double>)
define <16 x iXLen> @lrint_v16f64(<16 x double> %x) {
; CHECK-i32-LABEL: lrint_v16f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.2d, v0.2d
; CHECK-i32-NEXT: frintx v2.2d, v2.2d
; CHECK-i32-NEXT: frintx v4.2d, v4.2d
; CHECK-i32-NEXT: frintx v6.2d, v6.2d
; CHECK-i32-NEXT: frintx v17.2d, v1.2d
; CHECK-i32-NEXT: frintx v5.2d, v5.2d
; CHECK-i32-NEXT: fcvtzs w8, d0
; CHECK-i32-NEXT: mov d16, v0.d[1]
; CHECK-i32-NEXT: fcvtzs w9, d2
; CHECK-i32-NEXT: mov d2, v2.d[1]
; CHECK-i32-NEXT: fcvtzs w10, d4
; CHECK-i32-NEXT: mov d4, v4.d[1]
; CHECK-i32-NEXT: fcvtzs w11, d6
; CHECK-i32-NEXT: mov d6, v6.d[1]
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: fcvtzs w8, d16
; CHECK-i32-NEXT: frintx v16.2d, v3.2d
; CHECK-i32-NEXT: fmov s1, w9
; CHECK-i32-NEXT: fcvtzs w9, d2
; CHECK-i32-NEXT: fmov s2, w10
; CHECK-i32-NEXT: fcvtzs w10, d4
; CHECK-i32-NEXT: frintx v4.2d, v7.2d
; CHECK-i32-NEXT: fmov s3, w11
; CHECK-i32-NEXT: fcvtzs w11, d6
; CHECK-i32-NEXT: mov d6, v17.d[1]
; CHECK-i32-NEXT: mov v0.s[1], w8
; CHECK-i32-NEXT: fcvtzs w8, d17
; CHECK-i32-NEXT: mov d7, v16.d[1]
; CHECK-i32-NEXT: mov v1.s[1], w9
; CHECK-i32-NEXT: fcvtzs w9, d16
; CHECK-i32-NEXT: mov v2.s[1], w10
; CHECK-i32-NEXT: fcvtzs w10, d5
; CHECK-i32-NEXT: mov d5, v5.d[1]
; CHECK-i32-NEXT: mov v3.s[1], w11
; CHECK-i32-NEXT: fcvtzs w11, d4
; CHECK-i32-NEXT: mov d4, v4.d[1]
; CHECK-i32-NEXT: mov v0.s[2], w8
; CHECK-i32-NEXT: fcvtzs w8, d6
; CHECK-i32-NEXT: mov v1.s[2], w9
; CHECK-i32-NEXT: fcvtzs w9, d7
; CHECK-i32-NEXT: mov v2.s[2], w10
; CHECK-i32-NEXT: fcvtzs w10, d5
; CHECK-i32-NEXT: mov v3.s[2], w11
; CHECK-i32-NEXT: fcvtzs w11, d4
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: mov v1.s[3], w9
; CHECK-i32-NEXT: mov v2.s[3], w10
; CHECK-i32-NEXT: mov v3.s[3], w11
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v16f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.2d, v0.2d
; CHECK-i64-NEXT: frintx v1.2d, v1.2d
; CHECK-i64-NEXT: frintx v2.2d, v2.2d
; CHECK-i64-NEXT: frintx v3.2d, v3.2d
; CHECK-i64-NEXT: frintx v4.2d, v4.2d
; CHECK-i64-NEXT: frintx v5.2d, v5.2d
; CHECK-i64-NEXT: frintx v6.2d, v6.2d
; CHECK-i64-NEXT: frintx v7.2d, v7.2d
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v1.2d, v1.2d
; CHECK-i64-NEXT: fcvtzs v2.2d, v2.2d
; CHECK-i64-NEXT: fcvtzs v3.2d, v3.2d
; CHECK-i64-NEXT: fcvtzs v4.2d, v4.2d
; CHECK-i64-NEXT: fcvtzs v5.2d, v5.2d
; CHECK-i64-NEXT: fcvtzs v6.2d, v6.2d
; CHECK-i64-NEXT: fcvtzs v7.2d, v7.2d
; CHECK-i64-NEXT: ret
%a = call <16 x iXLen> @llvm.lrint.v16iXLen.v16f64(<16 x double> %x)
ret <16 x iXLen> %a
}
declare <16 x iXLen> @llvm.lrint.v16iXLen.v16f64(<16 x double>)
define <32 x iXLen> @lrint_v32f64(<32 x double> %x) {
; CHECK-i32-LABEL: lrint_v32f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v17.2d, v0.2d
; CHECK-i32-NEXT: frintx v19.2d, v2.2d
; CHECK-i32-NEXT: frintx v0.2d, v1.2d
; CHECK-i32-NEXT: frintx v1.2d, v4.2d
; CHECK-i32-NEXT: frintx v2.2d, v3.2d
; CHECK-i32-NEXT: frintx v3.2d, v5.2d
; CHECK-i32-NEXT: ldp q16, q5, [sp]
; CHECK-i32-NEXT: frintx v18.2d, v6.2d
; CHECK-i32-NEXT: frintx v4.2d, v7.2d
; CHECK-i32-NEXT: ldp q22, q6, [sp, #64]
; CHECK-i32-NEXT: mov d20, v17.d[1]
; CHECK-i32-NEXT: mov d21, v19.d[1]
; CHECK-i32-NEXT: fcvtzs w8, d17
; CHECK-i32-NEXT: fcvtzs w9, d19
; CHECK-i32-NEXT: ldp q17, q7, [sp, #32]
; CHECK-i32-NEXT: fcvtzs w12, d0
; CHECK-i32-NEXT: mov d19, v1.d[1]
; CHECK-i32-NEXT: fcvtzs w13, d1
; CHECK-i32-NEXT: frintx v16.2d, v16.2d
; CHECK-i32-NEXT: mov d23, v18.d[1]
; CHECK-i32-NEXT: fcvtzs w15, d18
; CHECK-i32-NEXT: fcvtzs w10, d20
; CHECK-i32-NEXT: fcvtzs w11, d21
; CHECK-i32-NEXT: mov d21, v0.d[1]
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: fmov s1, w9
; CHECK-i32-NEXT: frintx v17.2d, v17.2d
; CHECK-i32-NEXT: frintx v20.2d, v22.2d
; CHECK-i32-NEXT: mov d22, v2.d[1]
; CHECK-i32-NEXT: fcvtzs w14, d19
; CHECK-i32-NEXT: mov d18, v16.d[1]
; CHECK-i32-NEXT: frintx v7.2d, v7.2d
; CHECK-i32-NEXT: mov v0.s[1], w10
; CHECK-i32-NEXT: fcvtzs w10, d2
; CHECK-i32-NEXT: mov v1.s[1], w11
; CHECK-i32-NEXT: fcvtzs w8, d21
; CHECK-i32-NEXT: ldp q21, q19, [sp, #96]
; CHECK-i32-NEXT: fmov s2, w13
; CHECK-i32-NEXT: fcvtzs w11, d23
; CHECK-i32-NEXT: mov d23, v3.d[1]
; CHECK-i32-NEXT: fcvtzs w9, d22
; CHECK-i32-NEXT: mov d22, v17.d[1]
; CHECK-i32-NEXT: fcvtzs w13, d18
; CHECK-i32-NEXT: mov v0.s[2], w12
; CHECK-i32-NEXT: fcvtzs w12, d16
; CHECK-i32-NEXT: mov v1.s[2], w10
; CHECK-i32-NEXT: fcvtzs w10, d3
; CHECK-i32-NEXT: fmov s3, w15
; CHECK-i32-NEXT: frintx v21.2d, v21.2d
; CHECK-i32-NEXT: mov v2.s[1], w14
; CHECK-i32-NEXT: mov d16, v20.d[1]
; CHECK-i32-NEXT: fcvtzs w14, d17
; CHECK-i32-NEXT: mov d17, v4.d[1]
; CHECK-i32-NEXT: fcvtzs w15, d22
; CHECK-i32-NEXT: frintx v22.2d, v5.2d
; CHECK-i32-NEXT: mov v3.s[1], w11
; CHECK-i32-NEXT: fcvtzs w11, d4
; CHECK-i32-NEXT: fmov s4, w12
; CHECK-i32-NEXT: fcvtzs w12, d20
; CHECK-i32-NEXT: mov d18, v21.d[1]
; CHECK-i32-NEXT: mov d20, v7.d[1]
; CHECK-i32-NEXT: fmov s5, w14
; CHECK-i32-NEXT: fcvtzs w14, d21
; CHECK-i32-NEXT: mov v2.s[2], w10
; CHECK-i32-NEXT: mov v4.s[1], w13
; CHECK-i32-NEXT: fcvtzs w13, d16
; CHECK-i32-NEXT: frintx v16.2d, v6.2d
; CHECK-i32-NEXT: fcvtzs w10, d23
; CHECK-i32-NEXT: mov v3.s[2], w11
; CHECK-i32-NEXT: fcvtzs w11, d17
; CHECK-i32-NEXT: fmov s6, w12
; CHECK-i32-NEXT: mov v5.s[1], w15
; CHECK-i32-NEXT: fcvtzs w15, d18
; CHECK-i32-NEXT: frintx v18.2d, v19.2d
; CHECK-i32-NEXT: fcvtzs w12, d22
; CHECK-i32-NEXT: mov d19, v22.d[1]
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: mov v1.s[3], w9
; CHECK-i32-NEXT: mov v6.s[1], w13
; CHECK-i32-NEXT: fcvtzs w13, d7
; CHECK-i32-NEXT: fmov s7, w14
; CHECK-i32-NEXT: fcvtzs w14, d16
; CHECK-i32-NEXT: mov d16, v16.d[1]
; CHECK-i32-NEXT: mov v2.s[3], w10
; CHECK-i32-NEXT: mov v4.s[2], w12
; CHECK-i32-NEXT: fcvtzs w12, d19
; CHECK-i32-NEXT: mov v3.s[3], w11
; CHECK-i32-NEXT: mov v7.s[1], w15
; CHECK-i32-NEXT: fcvtzs w15, d18
; CHECK-i32-NEXT: mov d18, v18.d[1]
; CHECK-i32-NEXT: mov v5.s[2], w13
; CHECK-i32-NEXT: fcvtzs w13, d20
; CHECK-i32-NEXT: mov v6.s[2], w14
; CHECK-i32-NEXT: fcvtzs w14, d16
; CHECK-i32-NEXT: mov v4.s[3], w12
; CHECK-i32-NEXT: mov v7.s[2], w15
; CHECK-i32-NEXT: fcvtzs w15, d18
; CHECK-i32-NEXT: mov v5.s[3], w13
; CHECK-i32-NEXT: mov v6.s[3], w14
; CHECK-i32-NEXT: mov v7.s[3], w15
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v32f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ldp q17, q16, [sp, #96]
; CHECK-i64-NEXT: frintx v7.2d, v7.2d
; CHECK-i64-NEXT: ldp q19, q18, [sp, #64]
; CHECK-i64-NEXT: frintx v6.2d, v6.2d
; CHECK-i64-NEXT: ldp q21, q20, [sp, #32]
; CHECK-i64-NEXT: frintx v5.2d, v5.2d
; CHECK-i64-NEXT: frintx v16.2d, v16.2d
; CHECK-i64-NEXT: frintx v17.2d, v17.2d
; CHECK-i64-NEXT: frintx v4.2d, v4.2d
; CHECK-i64-NEXT: frintx v18.2d, v18.2d
; CHECK-i64-NEXT: frintx v19.2d, v19.2d
; CHECK-i64-NEXT: frintx v3.2d, v3.2d
; CHECK-i64-NEXT: ldp q23, q22, [sp]
; CHECK-i64-NEXT: frintx v20.2d, v20.2d
; CHECK-i64-NEXT: frintx v21.2d, v21.2d
; CHECK-i64-NEXT: frintx v2.2d, v2.2d
; CHECK-i64-NEXT: frintx v1.2d, v1.2d
; CHECK-i64-NEXT: fcvtzs v16.2d, v16.2d
; CHECK-i64-NEXT: fcvtzs v17.2d, v17.2d
; CHECK-i64-NEXT: frintx v0.2d, v0.2d
; CHECK-i64-NEXT: frintx v22.2d, v22.2d
; CHECK-i64-NEXT: fcvtzs v18.2d, v18.2d
; CHECK-i64-NEXT: frintx v23.2d, v23.2d
; CHECK-i64-NEXT: fcvtzs v19.2d, v19.2d
; CHECK-i64-NEXT: fcvtzs v20.2d, v20.2d
; CHECK-i64-NEXT: fcvtzs v7.2d, v7.2d
; CHECK-i64-NEXT: fcvtzs v6.2d, v6.2d
; CHECK-i64-NEXT: fcvtzs v5.2d, v5.2d
; CHECK-i64-NEXT: fcvtzs v4.2d, v4.2d
; CHECK-i64-NEXT: stp q17, q16, [x8, #224]
; CHECK-i64-NEXT: fcvtzs v16.2d, v21.2d
; CHECK-i64-NEXT: fcvtzs v3.2d, v3.2d
; CHECK-i64-NEXT: fcvtzs v17.2d, v22.2d
; CHECK-i64-NEXT: fcvtzs v2.2d, v2.2d
; CHECK-i64-NEXT: fcvtzs v1.2d, v1.2d
; CHECK-i64-NEXT: stp q19, q18, [x8, #192]
; CHECK-i64-NEXT: fcvtzs v18.2d, v23.2d
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: stp q4, q5, [x8, #64]
; CHECK-i64-NEXT: stp q6, q7, [x8, #96]
; CHECK-i64-NEXT: stp q2, q3, [x8, #32]
; CHECK-i64-NEXT: stp q0, q1, [x8]
; CHECK-i64-NEXT: stp q18, q17, [x8, #128]
; CHECK-i64-NEXT: stp q16, q20, [x8, #160]
; CHECK-i64-NEXT: ret
%a = call <32 x iXLen> @llvm.lrint.v32iXLen.v16f64(<32 x double> %x)
ret <32 x iXLen> %a
}
declare <32 x iXLen> @llvm.lrint.v32iXLen.v32f64(<32 x double>)
|
