1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=aarch64-- | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc < %s -mtriple=aarch64-- -global-isel | FileCheck %s --check-prefixes=CHECK,CHECK-GI
define i32 @func(i32 %x, i32 %y) nounwind {
; CHECK-SD-LABEL: func:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: adds w8, w0, w1
; CHECK-SD-NEXT: csinv w0, w8, wzr, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: func:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: adds w8, w0, w1
; CHECK-GI-NEXT: cset w9, hs
; CHECK-GI-NEXT: tst w9, #0x1
; CHECK-GI-NEXT: csinv w0, w8, wzr, eq
; CHECK-GI-NEXT: ret
%tmp = call i32 @llvm.uadd.sat.i32(i32 %x, i32 %y);
ret i32 %tmp;
}
define i64 @func2(i64 %x, i64 %y) nounwind {
; CHECK-SD-LABEL: func2:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: adds x8, x0, x1
; CHECK-SD-NEXT: csinv x0, x8, xzr, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: func2:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: adds x8, x0, x1
; CHECK-GI-NEXT: cset w9, hs
; CHECK-GI-NEXT: tst w9, #0x1
; CHECK-GI-NEXT: csinv x0, x8, xzr, eq
; CHECK-GI-NEXT: ret
%tmp = call i64 @llvm.uadd.sat.i64(i64 %x, i64 %y);
ret i64 %tmp;
}
define i16 @func16(i16 %x, i16 %y) nounwind {
; CHECK-SD-LABEL: func16:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: and w8, w0, #0xffff
; CHECK-SD-NEXT: mov w9, #65535 // =0xffff
; CHECK-SD-NEXT: add w8, w8, w1, uxth
; CHECK-SD-NEXT: cmp w8, w9
; CHECK-SD-NEXT: csel w0, w8, w9, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: func16:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: and w8, w1, #0xffff
; CHECK-GI-NEXT: add w8, w8, w0, uxth
; CHECK-GI-NEXT: cmp w8, w8, uxth
; CHECK-GI-NEXT: csinv w0, w8, wzr, eq
; CHECK-GI-NEXT: ret
%tmp = call i16 @llvm.uadd.sat.i16(i16 %x, i16 %y);
ret i16 %tmp;
}
define i8 @func8(i8 %x, i8 %y) nounwind {
; CHECK-SD-LABEL: func8:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: and w9, w0, #0xff
; CHECK-SD-NEXT: mov w8, #255 // =0xff
; CHECK-SD-NEXT: add w9, w9, w1, uxtb
; CHECK-SD-NEXT: cmp w9, #255
; CHECK-SD-NEXT: csel w0, w9, w8, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: func8:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: and w8, w1, #0xff
; CHECK-GI-NEXT: add w8, w8, w0, uxtb
; CHECK-GI-NEXT: cmp w8, w8, uxtb
; CHECK-GI-NEXT: csinv w0, w8, wzr, eq
; CHECK-GI-NEXT: ret
%tmp = call i8 @llvm.uadd.sat.i8(i8 %x, i8 %y);
ret i8 %tmp;
}
define i4 @func3(i4 %x, i4 %y) nounwind {
; CHECK-SD-LABEL: func3:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: and w9, w1, #0xf
; CHECK-SD-NEXT: and w10, w0, #0xf
; CHECK-SD-NEXT: mov w8, #15 // =0xf
; CHECK-SD-NEXT: add w9, w10, w9
; CHECK-SD-NEXT: cmp w9, #15
; CHECK-SD-NEXT: csel w0, w9, w8, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: func3:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: and w9, w0, #0xf
; CHECK-GI-NEXT: and w10, w1, #0xf
; CHECK-GI-NEXT: mov w8, #15 // =0xf
; CHECK-GI-NEXT: add w9, w9, w10
; CHECK-GI-NEXT: and w10, w9, #0xf
; CHECK-GI-NEXT: cmp w9, w10
; CHECK-GI-NEXT: csel w0, w8, w9, ne
; CHECK-GI-NEXT: ret
%tmp = call i4 @llvm.uadd.sat.i4(i4 %x, i4 %y);
ret i4 %tmp;
}
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; CHECK: {{.*}}
|
