1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc < %s | FileCheck %s
; RUN: llc -aarch64-sve-vector-bits-min=256 < %s | FileCheck %s
; RUN: llc -aarch64-sve-vector-bits-min=512 < %s | FileCheck %s
target triple = "aarch64-unknown-linux-gnu"
declare void @foo_v32i8(<32 x i8>)
define void @test_v32i8(<32 x i8> %unused, <32 x i8> %a) #0 {
; CHECK-LABEL: test_v32i8:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v32i8
tail call void @foo_v32i8(<32 x i8> %a)
ret void
}
declare void @foo_v16i16(<16 x i16>)
define void @test_v16i16(<16 x i16> %unused, <16 x i16> %a) #0 {
; CHECK-LABEL: test_v16i16:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v16i16
tail call void @foo_v16i16(<16 x i16> %a)
ret void
}
declare void @foo_v8i32(<8 x i32>)
define void @test_v8i32(<8 x i32> %unused, <8 x i32> %a) #0 {
; CHECK-LABEL: test_v8i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v8i32
tail call void @foo_v8i32(<8 x i32> %a)
ret void
}
declare void @foo_v4i64(<4 x i64>)
define void @test_v4i64(<4 x i64> %unused, <4 x i64> %a) #0 {
; CHECK-LABEL: test_v4i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v4i64
tail call void @foo_v4i64(<4 x i64> %a)
ret void
}
declare void @foo_v16f16(<16 x half>)
define void @test_v16f16(<16 x half> %unused, <16 x half> %a) #0 {
; CHECK-LABEL: test_v16f16:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v16f16
tail call void @foo_v16f16(<16 x half> %a)
ret void
}
declare void @foo_v8f32(<8 x float>)
define void @test_v8f32(<8 x float> %unused, <8 x float> %a) #0 {
; CHECK-LABEL: test_v8f32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v8f32
tail call void @foo_v8f32(<8 x float> %a)
ret void
}
declare void @foo_v4f64(<4 x double>)
define void @test_v4f64(<4 x double> %unused, <4 x double> %a) #0 {
; CHECK-LABEL: test_v4f64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v4f64
tail call void @foo_v4f64(<4 x double> %a)
ret void
}
declare void @foo_v16bf16(<16 x bfloat>)
define void @test_v16bf16(<16 x bfloat> %unused, <16 x bfloat> %a) #0 {
; CHECK-LABEL: test_v16bf16:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v16bf16
tail call void @foo_v16bf16(<16 x bfloat> %a)
ret void
}
declare void @foo_v3i64(<3 x i64>)
define void @test_v3i64(<3 x i64> %unused, <3 x i64> %a) #0 {
; CHECK-LABEL: test_v3i64:
; CHECK: // %bb.0:
; CHECK-NEXT: fmov d2, d5
; CHECK-NEXT: fmov d1, d4
; CHECK-NEXT: fmov d0, d3
; CHECK-NEXT: b foo_v3i64
tail call void @foo_v3i64(<3 x i64> %a)
ret void
}
declare void @foo_v5i64(<5 x i64>)
define void @test_v5i64(<5 x i64> %unused, <5 x i64> %a) #0 {
; CHECK-LABEL: test_v5i64:
; CHECK: // %bb.0:
; CHECK-NEXT: fmov d1, d6
; CHECK-NEXT: fmov d0, d5
; CHECK-NEXT: fmov d2, d7
; CHECK-NEXT: ldp d3, d4, [sp]
; CHECK-NEXT: b foo_v5i64
tail call void @foo_v5i64(<5 x i64> %a)
ret void
}
declare void @foo_v1i16(<1 x i16>)
define void @test_v1i16(<1 x i16> %unused, <1 x i16> %a) #0 {
; CHECK-LABEL: test_v1i16:
; CHECK: // %bb.0:
; CHECK-NEXT: fmov d0, d1
; CHECK-NEXT: b foo_v1i16
tail call void @foo_v1i16(<1 x i16> %a)
ret void
}
declare void @foo_v9i16(<9 x i16>)
define void @test_v9i16(<9 x i16> %unused, <9 x i16> %a) #0 {
; CHECK-LABEL: test_v9i16:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr w0, [sp, #8]
; CHECK-NEXT: ldr w1, [sp, #16]
; CHECK-NEXT: ldr w2, [sp, #24]
; CHECK-NEXT: ldr w3, [sp, #32]
; CHECK-NEXT: ldr w4, [sp, #40]
; CHECK-NEXT: ldr w5, [sp, #48]
; CHECK-NEXT: ldr w6, [sp, #56]
; CHECK-NEXT: ldr w7, [sp, #64]
; CHECK-NEXT: ldr w8, [sp, #72]
; CHECK-NEXT: str w8, [sp]
; CHECK-NEXT: b foo_v9i16
tail call void @foo_v9i16(<9 x i16> %a)
ret void
}
declare void @foo_v16i1(<16 x i1>)
define void @test_v16i1(<16 x i1> %unused, <16 x i1> %a) #0 {
; CHECK-LABEL: test_v16i1:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v0.16b, v1.16b
; CHECK-NEXT: b foo_v16i1
tail call void @foo_v16i1(<16 x i1> %a)
ret void
}
; UTC_ARGS: --disable
; The output from this test is large and generally not useful, what matters is
; no vector registers are used.
declare void @foo_v32i1(<32 x i1>)
define void @test_v32i1(<32 x i1> %unused, <32 x i1> %a) #0 {
; CHECK-LABEL: test_v32i1:
; CHECK: // %bb.0:
; CHECK-NOT: [q,v,z][0-9]+
; CHECK: b foo_v32i1
tail call void @foo_v32i1(<32 x i1> %a)
ret void
}
; UTC_ARGS: --enable
declare void @foo_v1i128(<1 x i128>)
define void @test_v1i128(<1 x i128> %unused, <1 x i128> %a) #0 {
; CHECK-LABEL: test_v1i128:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x1, x3
; CHECK-NEXT: mov x0, x2
; CHECK-NEXT: b foo_v1i128
tail call void @foo_v1i128(<1 x i128> %a)
ret void
}
declare void @foo_v2i128(<2 x i128>)
define void @test_v2i128(<2 x i128> %unused, <2 x i128> %a) #0 {
; CHECK-LABEL: test_v2i128:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x3, x7
; CHECK-NEXT: mov x2, x6
; CHECK-NEXT: mov x0, x4
; CHECK-NEXT: mov x1, x5
; CHECK-NEXT: b foo_v2i128
tail call void @foo_v2i128(<2 x i128> %a)
ret void
}
declare void @foo_v1i256(<1 x i256>)
define void @test_v1i256(<1 x i256> %unused, <1 x i256> %a) #0 {
; CHECK-LABEL: test_v1i256:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x3, x7
; CHECK-NEXT: mov x2, x6
; CHECK-NEXT: mov x0, x4
; CHECK-NEXT: mov x1, x5
; CHECK-NEXT: b foo_v1i256
tail call void @foo_v1i256(<1 x i256> %a)
ret void
}
declare void @foo_v2i256(<2 x i256>)
define void @test_v2i256(<2 x i256> %unused, <2 x i256> %a) #0 {
; CHECK-LABEL: test_v2i256:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp x0, x1, [sp]
; CHECK-NEXT: ldp x2, x3, [sp, #16]
; CHECK-NEXT: ldp x4, x5, [sp, #32]
; CHECK-NEXT: ldp x6, x7, [sp, #48]
; CHECK-NEXT: b foo_v2i256
tail call void @foo_v2i256(<2 x i256> %a)
ret void
}
declare void @foo_v1f128(<1 x fp128>)
define void @test_v1f128(<1 x fp128> %unused, <1 x fp128> %a) #0 {
; CHECK-LABEL: test_v1f128:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v0.16b, v1.16b
; CHECK-NEXT: b foo_v1f128
tail call void @foo_v1f128(<1 x fp128> %a)
ret void
}
declare void @foo_v2f128(<2 x fp128>)
define void @test_v2f128(<2 x fp128> %unused, <2 x fp128> %a) #0 {
; CHECK-LABEL: test_v2f128:
; CHECK: // %bb.0:
; CHECK-NEXT: mov v1.16b, v3.16b
; CHECK-NEXT: mov v0.16b, v2.16b
; CHECK-NEXT: b foo_v2f128
tail call void @foo_v2f128(<2 x fp128> %a)
ret void
}
attributes #0 = { "target-features"="+sve,+bf16" nounwind }
|
