1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-none-elf -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc -mtriple=aarch64-none-elf -verify-machineinstrs -global-isel %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-GI
define i32 @from_cmpeq(i32 %xx, i32 %y) {
; CHECK-LABEL: from_cmpeq:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w1, #0x1
; CHECK-NEXT: cmp w0, #9
; CHECK-NEXT: csel w0, w8, wzr, eq
; CHECK-NEXT: ret
%x = icmp eq i32 %xx, 9
%masked = and i32 %y, 1
%r = select i1 %x, i32 %masked, i32 0
ret i32 %r
}
define i32 @from_cmpeq_fail_bad_andmask(i32 %xx, i32 %y) {
; CHECK-LABEL: from_cmpeq_fail_bad_andmask:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w1, #0x3
; CHECK-NEXT: cmp w0, #9
; CHECK-NEXT: csel w0, w8, wzr, eq
; CHECK-NEXT: ret
%x = icmp eq i32 %xx, 9
%masked = and i32 %y, 3
%r = select i1 %x, i32 %masked, i32 0
ret i32 %r
}
define i32 @from_i1(i1 %x, i32 %y) {
; CHECK-SD-LABEL: from_i1:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: and w8, w0, w1
; CHECK-SD-NEXT: and w0, w8, #0x1
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: from_i1:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: and w8, w0, #0x1
; CHECK-GI-NEXT: and w9, w1, #0x1
; CHECK-GI-NEXT: tst w8, #0x1
; CHECK-GI-NEXT: csel w0, w9, wzr, ne
; CHECK-GI-NEXT: ret
%masked = and i32 %y, 1
%r = select i1 %x, i32 %masked, i32 0
ret i32 %r
}
define i32 @from_trunc_i8(i8 %xx, i32 %y) {
; CHECK-SD-LABEL: from_trunc_i8:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: and w8, w0, w1
; CHECK-SD-NEXT: and w0, w8, #0x1
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: from_trunc_i8:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: and w8, w0, #0x1
; CHECK-GI-NEXT: and w9, w1, #0x1
; CHECK-GI-NEXT: tst w8, #0x1
; CHECK-GI-NEXT: csel w0, w9, wzr, ne
; CHECK-GI-NEXT: ret
%masked = and i32 %y, 1
%x = trunc i8 %xx to i1
%r = select i1 %x, i32 %masked, i32 0
ret i32 %r
}
define i32 @from_trunc_i64(i64 %xx, i32 %y) {
; CHECK-SD-LABEL: from_trunc_i64:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: and w8, w0, w1
; CHECK-SD-NEXT: and w0, w8, #0x1
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: from_trunc_i64:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: and w8, w0, #0x1
; CHECK-GI-NEXT: and w9, w1, #0x1
; CHECK-GI-NEXT: tst w8, #0x1
; CHECK-GI-NEXT: csel w0, w9, wzr, ne
; CHECK-GI-NEXT: ret
%masked = and i32 %y, 1
%x = trunc i64 %xx to i1
%r = select i1 %x, i32 %masked, i32 0
ret i32 %r
}
define i32 @from_i1_fail_bad_select0(i1 %x, i32 %y) {
; CHECK-SD-LABEL: from_i1_fail_bad_select0:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: and w8, w1, #0x1
; CHECK-SD-NEXT: tst w0, #0x1
; CHECK-SD-NEXT: csinc w0, w8, wzr, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: from_i1_fail_bad_select0:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: and w8, w0, #0x1
; CHECK-GI-NEXT: and w9, w1, #0x1
; CHECK-GI-NEXT: tst w8, #0x1
; CHECK-GI-NEXT: csinc w0, w9, wzr, ne
; CHECK-GI-NEXT: ret
%masked = and i32 %y, 1
%r = select i1 %x, i32 %masked, i32 1
ret i32 %r
}
define i32 @from_i1_fail_bad_select1(i1 %x, i32 %y) {
; CHECK-SD-LABEL: from_i1_fail_bad_select1:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: and w8, w1, #0x1
; CHECK-SD-NEXT: tst w0, #0x1
; CHECK-SD-NEXT: csel w0, wzr, w8, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: from_i1_fail_bad_select1:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: and w8, w0, #0x1
; CHECK-GI-NEXT: and w9, w1, #0x1
; CHECK-GI-NEXT: tst w8, #0x1
; CHECK-GI-NEXT: csel w0, wzr, w9, ne
; CHECK-GI-NEXT: ret
%masked = and i32 %y, 1
%r = select i1 %x, i32 0, i32 %masked
ret i32 %r
}
|
