1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=aarch64 -verify-machineinstrs -global-isel=0 | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc < %s -mtriple=aarch64 -verify-machineinstrs -global-isel=1 | FileCheck %s --check-prefixes=CHECK,CHECK-GI
define ptr @scalar_gep_i32(ptr %b, i32 %off) {
; CHECK-LABEL: scalar_gep_i32:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add x0, x0, w1, sxtw
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, i32 %off
ret ptr %g
}
define ptr @scalar_gep_i64(ptr %b, i64 %off) {
; CHECK-LABEL: scalar_gep_i64:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add x0, x0, x1
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, i64 %off
ret ptr %g
}
define ptr @scalar_gep_c10(ptr %b) {
; CHECK-LABEL: scalar_gep_c10:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add x0, x0, #10
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, i64 10
ret ptr %g
}
define ptr @scalar_gep_cm10(ptr %b) {
; CHECK-LABEL: scalar_gep_cm10:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: sub x0, x0, #10
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, i64 -10
ret ptr %g
}
define <1 x ptr> @vector_gep_v1i32(<1 x ptr> %b, <1 x i32> %off) {
; CHECK-SD-LABEL: vector_gep_v1i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: shl d1, d1, #32
; CHECK-SD-NEXT: ssra d0, d1, #32
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v1i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: fmov w8, s1
; CHECK-GI-NEXT: fmov x9, d0
; CHECK-GI-NEXT: add x8, x9, w8, sxtw
; CHECK-GI-NEXT: fmov d0, x8
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, <1 x ptr> %b, <1 x i32> %off
ret <1 x ptr> %g
}
define <2 x ptr> @vector_gep_v2i32(<2 x ptr> %b, <2 x i32> %off) {
; CHECK-LABEL: vector_gep_v2i32:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: saddw v0.2d, v0.2d, v1.2s
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, <2 x ptr> %b, <2 x i32> %off
ret <2 x ptr> %g
}
define <3 x ptr> @vector_gep_v3i32(<3 x ptr> %b, <3 x i32> %off) {
; CHECK-SD-LABEL: vector_gep_v3i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-SD-NEXT: // kill: def $d1 killed $d1 def $q1
; CHECK-SD-NEXT: ext v4.16b, v3.16b, v3.16b, #8
; CHECK-SD-NEXT: // kill: def $d2 killed $d2 def $q2
; CHECK-SD-NEXT: mov v0.d[1], v1.d[0]
; CHECK-SD-NEXT: saddw v2.2d, v2.2d, v4.2s
; CHECK-SD-NEXT: saddw v0.2d, v0.2d, v3.2s
; CHECK-SD-NEXT: // kill: def $d2 killed $d2 killed $q2
; CHECK-SD-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-SD-NEXT: // kill: def $d1 killed $d1 killed $q1
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v3i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: smov x9, v3.s[0]
; CHECK-GI-NEXT: smov x10, v3.s[1]
; CHECK-GI-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-GI-NEXT: fmov x8, d1
; CHECK-GI-NEXT: mov v0.d[1], x8
; CHECK-GI-NEXT: mov w8, v3.s[2]
; CHECK-GI-NEXT: fmov d1, x9
; CHECK-GI-NEXT: fmov x9, d2
; CHECK-GI-NEXT: mov v1.d[1], x10
; CHECK-GI-NEXT: add x8, x9, w8, sxtw
; CHECK-GI-NEXT: fmov d2, x8
; CHECK-GI-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-GI-NEXT: mov d1, v0.d[1]
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, <3 x ptr> %b, <3 x i32> %off
ret <3 x ptr> %g
}
define <4 x ptr> @vector_gep_v4i32(<4 x ptr> %b, <4 x i32> %off) {
; CHECK-SD-LABEL: vector_gep_v4i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: saddw2 v1.2d, v1.2d, v2.4s
; CHECK-SD-NEXT: saddw v0.2d, v0.2d, v2.2s
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v4i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: saddw v0.2d, v0.2d, v2.2s
; CHECK-GI-NEXT: saddw2 v1.2d, v1.2d, v2.4s
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, <4 x ptr> %b, <4 x i32> %off
ret <4 x ptr> %g
}
define <1 x ptr> @vector_gep_v1i64(<1 x ptr> %b, <1 x i64> %off) {
; CHECK-SD-LABEL: vector_gep_v1i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: add d0, d0, d1
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v1i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: fmov x8, d0
; CHECK-GI-NEXT: fmov x9, d1
; CHECK-GI-NEXT: add x8, x8, x9
; CHECK-GI-NEXT: fmov d0, x8
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, <1 x ptr> %b, <1 x i64> %off
ret <1 x ptr> %g
}
define <2 x ptr> @vector_gep_v2i64(<2 x ptr> %b, <2 x i64> %off) {
; CHECK-LABEL: vector_gep_v2i64:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, <2 x ptr> %b, <2 x i64> %off
ret <2 x ptr> %g
}
define <3 x ptr> @vector_gep_v3i64(<3 x ptr> %b, <3 x i64> %off) {
; CHECK-SD-LABEL: vector_gep_v3i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: add d0, d0, d3
; CHECK-SD-NEXT: add d1, d1, d4
; CHECK-SD-NEXT: add d2, d2, d5
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v3i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: fmov x8, d1
; CHECK-GI-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-GI-NEXT: // kill: def $d3 killed $d3 def $q3
; CHECK-GI-NEXT: // kill: def $d4 killed $d4 def $q4
; CHECK-GI-NEXT: fmov x9, d5
; CHECK-GI-NEXT: mov v3.d[1], v4.d[0]
; CHECK-GI-NEXT: mov v0.d[1], x8
; CHECK-GI-NEXT: fmov x8, d2
; CHECK-GI-NEXT: add x8, x8, x9
; CHECK-GI-NEXT: add v0.2d, v0.2d, v3.2d
; CHECK-GI-NEXT: fmov d2, x8
; CHECK-GI-NEXT: mov d1, v0.d[1]
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, <3 x ptr> %b, <3 x i64> %off
ret <3 x ptr> %g
}
define <4 x ptr> @vector_gep_v4i64(<4 x ptr> %b, <4 x i64> %off) {
; CHECK-SD-LABEL: vector_gep_v4i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: add v1.2d, v1.2d, v3.2d
; CHECK-SD-NEXT: add v0.2d, v0.2d, v2.2d
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v4i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: add v0.2d, v0.2d, v2.2d
; CHECK-GI-NEXT: add v1.2d, v1.2d, v3.2d
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, <4 x ptr> %b, <4 x i64> %off
ret <4 x ptr> %g
}
define <2 x ptr> @vector_gep_v4i128(<2 x ptr> %b, <2 x i128> %off) {
; CHECK-LABEL: vector_gep_v4i128:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov d1, x0
; CHECK-NEXT: mov v1.d[1], x2
; CHECK-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, <2 x ptr> %b, <2 x i128> %off
ret <2 x ptr> %g
}
define <1 x ptr> @vector_gep_v1i64_base(ptr %b, <1 x i64> %off) {
; CHECK-SD-LABEL: vector_gep_v1i64_base:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: fmov d1, x0
; CHECK-SD-NEXT: add d0, d1, d0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v1i64_base:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: fmov x8, d0
; CHECK-GI-NEXT: add x8, x0, x8
; CHECK-GI-NEXT: fmov d0, x8
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <1 x i64> %off
ret <1 x ptr> %g
}
define <2 x ptr> @vector_gep_v2i64_base(ptr %b, <2 x i64> %off) {
; CHECK-LABEL: vector_gep_v2i64_base:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: dup v1.2d, x0
; CHECK-NEXT: add v0.2d, v1.2d, v0.2d
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <2 x i64> %off
ret <2 x ptr> %g
}
define <3 x ptr> @vector_gep_v3i64_base(ptr %b, <3 x i64> %off) {
; CHECK-SD-LABEL: vector_gep_v3i64_base:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-SD-NEXT: // kill: def $d1 killed $d1 def $q1
; CHECK-SD-NEXT: fmov d3, x0
; CHECK-SD-NEXT: mov v0.d[1], v1.d[0]
; CHECK-SD-NEXT: dup v1.2d, x0
; CHECK-SD-NEXT: add d2, d3, d2
; CHECK-SD-NEXT: add v0.2d, v1.2d, v0.2d
; CHECK-SD-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-SD-NEXT: // kill: def $d1 killed $d1 killed $q1
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v3i64_base:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-GI-NEXT: // kill: def $d1 killed $d1 def $q1
; CHECK-GI-NEXT: fmov x8, d2
; CHECK-GI-NEXT: mov v0.d[1], v1.d[0]
; CHECK-GI-NEXT: dup v1.2d, x0
; CHECK-GI-NEXT: add x8, x0, x8
; CHECK-GI-NEXT: fmov d2, x8
; CHECK-GI-NEXT: add v0.2d, v1.2d, v0.2d
; CHECK-GI-NEXT: mov d1, v0.d[1]
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <3 x i64> %off
ret <3 x ptr> %g
}
define <4 x ptr> @vector_gep_v4i64_base(ptr %b, <4 x i64> %off) {
; CHECK-LABEL: vector_gep_v4i64_base:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: dup v2.2d, x0
; CHECK-NEXT: add v0.2d, v2.2d, v0.2d
; CHECK-NEXT: add v1.2d, v2.2d, v1.2d
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <4 x i64> %off
ret <4 x ptr> %g
}
define <1 x ptr> @vector_gep_v1i64_c10(ptr %b) {
; CHECK-LABEL: vector_gep_v1i64_c10:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add x8, x0, #10
; CHECK-NEXT: fmov d0, x8
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <1 x i64> <i64 10>
ret <1 x ptr> %g
}
define <2 x ptr> @vector_gep_v2i64_c10(ptr %b) {
; CHECK-SD-LABEL: vector_gep_v2i64_c10:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: add x8, x0, #10
; CHECK-SD-NEXT: dup v0.2d, x8
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v2i64_c10:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: adrp x8, .LCPI18_0
; CHECK-GI-NEXT: dup v0.2d, x0
; CHECK-GI-NEXT: ldr q1, [x8, :lo12:.LCPI18_0]
; CHECK-GI-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <2 x i64> <i64 10, i64 10>
ret <2 x ptr> %g
}
define <3 x ptr> @vector_gep_v3i64_c10(ptr %b) {
; CHECK-SD-LABEL: vector_gep_v3i64_c10:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: add x8, x0, #10
; CHECK-SD-NEXT: fmov d0, x8
; CHECK-SD-NEXT: fmov d1, d0
; CHECK-SD-NEXT: fmov d2, d0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v3i64_c10:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: adrp x8, .LCPI19_0
; CHECK-GI-NEXT: dup v0.2d, x0
; CHECK-GI-NEXT: ldr q1, [x8, :lo12:.LCPI19_0]
; CHECK-GI-NEXT: add x8, x0, #10
; CHECK-GI-NEXT: fmov d2, x8
; CHECK-GI-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-GI-NEXT: mov d1, v0.d[1]
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <3 x i64> <i64 10, i64 10, i64 10>
ret <3 x ptr> %g
}
define <4 x ptr> @vector_gep_v4i64_c10(ptr %b) {
; CHECK-SD-LABEL: vector_gep_v4i64_c10:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: add x8, x0, #10
; CHECK-SD-NEXT: dup v0.2d, x8
; CHECK-SD-NEXT: mov v1.16b, v0.16b
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v4i64_c10:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: adrp x8, .LCPI20_0
; CHECK-GI-NEXT: dup v0.2d, x0
; CHECK-GI-NEXT: ldr q1, [x8, :lo12:.LCPI20_0]
; CHECK-GI-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-GI-NEXT: mov v1.16b, v0.16b
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <4 x i64> <i64 10, i64 10, i64 10, i64 10>
ret <4 x ptr> %g
}
define <1 x ptr> @vector_gep_v1i64_cm10(ptr %b) {
; CHECK-LABEL: vector_gep_v1i64_cm10:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: sub x8, x0, #10
; CHECK-NEXT: fmov d0, x8
; CHECK-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <1 x i64> <i64 -10>
ret <1 x ptr> %g
}
define <2 x ptr> @vector_gep_v2i64_cm10(ptr %b) {
; CHECK-SD-LABEL: vector_gep_v2i64_cm10:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: sub x8, x0, #10
; CHECK-SD-NEXT: dup v0.2d, x8
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v2i64_cm10:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: adrp x8, .LCPI22_0
; CHECK-GI-NEXT: dup v0.2d, x0
; CHECK-GI-NEXT: ldr q1, [x8, :lo12:.LCPI22_0]
; CHECK-GI-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <2 x i64> <i64 -10, i64 -10>
ret <2 x ptr> %g
}
define <3 x ptr> @vector_gep_v3i64_cm10(ptr %b) {
; CHECK-SD-LABEL: vector_gep_v3i64_cm10:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: sub x8, x0, #10
; CHECK-SD-NEXT: fmov d0, x8
; CHECK-SD-NEXT: fmov d1, d0
; CHECK-SD-NEXT: fmov d2, d0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v3i64_cm10:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: adrp x8, .LCPI23_0
; CHECK-GI-NEXT: dup v0.2d, x0
; CHECK-GI-NEXT: ldr q1, [x8, :lo12:.LCPI23_0]
; CHECK-GI-NEXT: sub x8, x0, #10
; CHECK-GI-NEXT: fmov d2, x8
; CHECK-GI-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-GI-NEXT: mov d1, v0.d[1]
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <3 x i64> <i64 -10, i64 -10, i64 -10>
ret <3 x ptr> %g
}
define <4 x ptr> @vector_gep_v4i64_cm10(ptr %b) {
; CHECK-SD-LABEL: vector_gep_v4i64_cm10:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: sub x8, x0, #10
; CHECK-SD-NEXT: dup v0.2d, x8
; CHECK-SD-NEXT: mov v1.16b, v0.16b
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: vector_gep_v4i64_cm10:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: adrp x8, .LCPI24_0
; CHECK-GI-NEXT: dup v0.2d, x0
; CHECK-GI-NEXT: ldr q1, [x8, :lo12:.LCPI24_0]
; CHECK-GI-NEXT: add v0.2d, v0.2d, v1.2d
; CHECK-GI-NEXT: mov v1.16b, v0.16b
; CHECK-GI-NEXT: ret
entry:
%g = getelementptr i8, ptr %b, <4 x i64> <i64 -10, i64 -10, i64 -10, i64 -10>
ret <4 x ptr> %g
}
|
