1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs < %s -mtriple=aarch64-none-linux-gnu | FileCheck %s
define i32 @eq_i32(i32 %x) {
; CHECK-LABEL: eq_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, eq
; CHECK-NEXT: ret
%cmp = icmp eq i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @ne_i32(i32 %x) {
; CHECK-LABEL: ne_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, ne
; CHECK-NEXT: ret
%cmp = icmp ne i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @sgt_i32(i32 %x) {
; CHECK-LABEL: sgt_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, lt
; CHECK-NEXT: ret
%cmp = icmp sgt i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @sge_i32(i32 %x) {
; CHECK-LABEL: sge_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, le
; CHECK-NEXT: ret
%cmp = icmp sge i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @slt_i32(i32 %x) {
; CHECK-LABEL: slt_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, gt
; CHECK-NEXT: ret
%cmp = icmp slt i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @sle_i32(i32 %x) {
; CHECK-LABEL: sle_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, ge
; CHECK-NEXT: ret
%cmp = icmp sle i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @ugt_i32(i32 %x) {
; CHECK-LABEL: ugt_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, lo
; CHECK-NEXT: ret
%cmp = icmp ugt i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @uge_i32(i32 %x) {
; CHECK-LABEL: uge_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w9, w0, #21
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: sub w8, w8, w0
; CHECK-NEXT: cmp w9, #2046
; CHECK-NEXT: csel w0, w0, w8, hi
; CHECK-NEXT: ret
%cmp = icmp uge i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @ult_i32(i32 %x) {
; CHECK-LABEL: ult_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, hi
; CHECK-NEXT: ret
%cmp = icmp ult i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i32 @ule_i32(i32 %x) {
; CHECK-LABEL: ule_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2097152 // =0xffe00000
; CHECK-NEXT: subs w8, w8, w0
; CHECK-NEXT: csel w0, w0, w8, hs
; CHECK-NEXT: ret
%cmp = icmp ule i32 %x, -2097152
%sub = sub i32 -2097152, %x
%retval.0 = select i1 %cmp, i32 %x, i32 %sub
ret i32 %retval.0
}
define i64 @eq_i64(i64 %x) {
; CHECK-LABEL: eq_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, eq
; CHECK-NEXT: ret
%cmp = icmp eq i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @ne_i64(i64 %x) {
; CHECK-LABEL: ne_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, ne
; CHECK-NEXT: ret
%cmp = icmp ne i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @sgt_i64(i64 %x) {
; CHECK-LABEL: sgt_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, lt
; CHECK-NEXT: ret
%cmp = icmp sgt i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @sge_i64(i64 %x) {
; CHECK-LABEL: sge_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: cmp x0, #99
; CHECK-NEXT: sub x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, gt
; CHECK-NEXT: ret
%cmp = icmp sge i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @slt_i64(i64 %x) {
; CHECK-LABEL: slt_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, gt
; CHECK-NEXT: ret
%cmp = icmp slt i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @sle_i64(i64 %x) {
; CHECK-LABEL: sle_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: cmp x0, #101
; CHECK-NEXT: sub x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, lt
; CHECK-NEXT: ret
%cmp = icmp sle i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @ugt_i64(i64 %x) {
; CHECK-LABEL: ugt_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, lo
; CHECK-NEXT: ret
%cmp = icmp ugt i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @uge_i64(i64 %x) {
; CHECK-LABEL: uge_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: cmp x0, #99
; CHECK-NEXT: sub x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, hi
; CHECK-NEXT: ret
%cmp = icmp uge i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @ult_i64(i64 %x) {
; CHECK-LABEL: ult_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, hi
; CHECK-NEXT: ret
%cmp = icmp ult i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @ule_i64(i64 %x) {
; CHECK-LABEL: ule_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: cmp x0, #101
; CHECK-NEXT: sub x8, x8, x0
; CHECK-NEXT: csel x0, x0, x8, lo
; CHECK-NEXT: ret
%cmp = icmp ule i64 %x, 100
%sub = sub i64 100, %x
%retval.0 = select i1 %cmp, i64 %x, i64 %sub
ret i64 %retval.0
}
define i64 @both(i64 %x) {
; CHECK-LABEL: both:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #100 // =0x64
; CHECK-NEXT: sub x9, x0, #100
; CHECK-NEXT: cmp x0, #101
; CHECK-NEXT: sub x8, x8, x0
; CHECK-NEXT: csel x0, x8, x9, lo
; CHECK-NEXT: ret
%cmp = icmp ule i64 %x, 100
%sub1 = sub i64 100, %x
%sub2 = sub i64 %x, 100
%retval.0 = select i1 %cmp, i64 %sub1, i64 %sub2
ret i64 %retval.0
}
define i32 @qabs(i32 %0) {
; CHECK-LABEL: qabs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-2147483648 // =0x80000000
; CHECK-NEXT: cmp w0, w8
; CHECK-NEXT: mov w8, #2147483647 // =0x7fffffff
; CHECK-NEXT: csneg w8, w8, w0, eq
; CHECK-NEXT: cmp w0, #0
; CHECK-NEXT: csel w0, w0, w8, gt
; CHECK-NEXT: ret
%cmp1 = icmp sgt i32 %0, 0
%cmp2 = icmp eq i32 %0, -2147483648
%sub = sub nsw i32 0, %0
%cond = select i1 %cmp2, i32 2147483647, i32 %sub
%cond6 = select i1 %cmp1, i32 %0, i32 %cond
ret i32 %cond6
}
|
