1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs < %s -mtriple=aarch64-none-linux-gnu | FileCheck %s
define i32 @ori32i32_eq(i32 %x, i32 %y) {
; CHECK-LABEL: ori32i32_eq:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w0, #0x1
; CHECK-NEXT: cmp w1, #0
; CHECK-NEXT: csinc w0, w8, wzr, ne
; CHECK-NEXT: ret
%xa = and i32 %x, 1
%c = icmp eq i32 %y, 0
%cz = zext i1 %c to i32
%a = or i32 %xa, %cz
ret i32 %a
}
define i32 @ori32_eq_c(i32 %x, i32 %y) {
; CHECK-LABEL: ori32_eq_c:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w0, #0x1
; CHECK-NEXT: cmp w1, #0
; CHECK-NEXT: csinc w0, w8, wzr, ne
; CHECK-NEXT: ret
%xa = and i32 %x, 1
%c = icmp eq i32 %y, 0
%cz = zext i1 %c to i32
%a = or i32 %cz, %xa
ret i32 %a
}
define i32 @ori32i64_eq(i32 %x, i64 %y) {
; CHECK-LABEL: ori32i64_eq:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w0, #0x1
; CHECK-NEXT: cmp x1, #0
; CHECK-NEXT: csinc w0, w8, wzr, ne
; CHECK-NEXT: ret
%xa = and i32 %x, 1
%c = icmp eq i64 %y, 0
%cz = zext i1 %c to i32
%a = or i32 %xa, %cz
ret i32 %a
}
define i32 @ori32_sgt(i32 %x, i32 %y) {
; CHECK-LABEL: ori32_sgt:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w0, #0x1
; CHECK-NEXT: cmp w1, #0
; CHECK-NEXT: csinc w0, w8, wzr, le
; CHECK-NEXT: ret
%xa = and i32 %x, 1
%c = icmp sgt i32 %y, 0
%cz = zext i1 %c to i32
%a = or i32 %xa, %cz
ret i32 %a
}
; Negative test - too many demanded bits
define i32 @ori32_toomanybits(i32 %x, i32 %y) {
; CHECK-LABEL: ori32_toomanybits:
; CHECK: // %bb.0:
; CHECK-NEXT: cmp w1, #0
; CHECK-NEXT: and w8, w0, #0x3
; CHECK-NEXT: cset w9, eq
; CHECK-NEXT: orr w0, w8, w9
; CHECK-NEXT: ret
%xa = and i32 %x, 3
%c = icmp eq i32 %y, 0
%cz = zext i1 %c to i32
%a = or i32 %xa, %cz
ret i32 %a
}
define i32 @andi32_ne(i8 %x, i8 %y) {
; CHECK-LABEL: andi32_ne:
; CHECK: // %bb.0:
; CHECK-NEXT: tst w0, #0xff
; CHECK-NEXT: cset w8, eq
; CHECK-NEXT: tst w1, #0xff
; CHECK-NEXT: csel w0, wzr, w8, eq
; CHECK-NEXT: ret
%xc = icmp eq i8 %x, 0
%xa = zext i1 %xc to i32
%c = icmp ne i8 %y, 0
%cz = zext i1 %c to i32
%a = and i32 %xa, %cz
ret i32 %a
}
define i32 @andi32_sgt(i8 %x, i8 %y) {
; CHECK-LABEL: andi32_sgt:
; CHECK: // %bb.0:
; CHECK-NEXT: sxtb w8, w1
; CHECK-NEXT: tst w0, #0xff
; CHECK-NEXT: ccmp w8, #0, #4, eq
; CHECK-NEXT: cset w0, gt
; CHECK-NEXT: ret
%xc = icmp eq i8 %x, 0
%xa = zext i1 %xc to i32
%c = icmp sgt i8 %y, 0
%cz = zext i1 %c to i32
%a = and i32 %xa, %cz
ret i32 %a
}
define i64 @ori64i32_eq(i64 %x, i32 %y) {
; CHECK-LABEL: ori64i32_eq:
; CHECK: // %bb.0:
; CHECK-NEXT: and x8, x0, #0x1
; CHECK-NEXT: cmp w1, #0
; CHECK-NEXT: csinc x0, x8, xzr, ne
; CHECK-NEXT: ret
%xa = and i64 %x, 1
%c = icmp eq i32 %y, 0
%cz = zext i1 %c to i64
%a = or i64 %xa, %cz
ret i64 %a
}
define i64 @ori64i64_eq(i64 %x, i64 %y) {
; CHECK-LABEL: ori64i64_eq:
; CHECK: // %bb.0:
; CHECK-NEXT: and x8, x0, #0x1
; CHECK-NEXT: cmp x1, #0
; CHECK-NEXT: csinc x0, x8, xzr, ne
; CHECK-NEXT: ret
%xa = and i64 %x, 1
%c = icmp eq i64 %y, 0
%cz = zext i1 %c to i64
%a = or i64 %xa, %cz
ret i64 %a
}
define i64 @ori64_eq_c(i64 %x, i32 %y) {
; CHECK-LABEL: ori64_eq_c:
; CHECK: // %bb.0:
; CHECK-NEXT: and x8, x0, #0x1
; CHECK-NEXT: cmp w1, #0
; CHECK-NEXT: csinc x0, x8, xzr, ne
; CHECK-NEXT: ret
%xa = and i64 %x, 1
%c = icmp eq i32 %y, 0
%cz = zext i1 %c to i64
%a = or i64 %cz, %xa
ret i64 %a
}
define i64 @andi64_ne(i8 %x, i8 %y) {
; CHECK-LABEL: andi64_ne:
; CHECK: // %bb.0:
; CHECK-NEXT: tst w0, #0xff
; CHECK-NEXT: cset w8, eq
; CHECK-NEXT: tst w1, #0xff
; CHECK-NEXT: csel w0, wzr, w8, eq
; CHECK-NEXT: ret
%xc = icmp eq i8 %x, 0
%xa = zext i1 %xc to i64
%c = icmp ne i8 %y, 0
%cz = zext i1 %c to i64
%a = and i64 %xa, %cz
ret i64 %a
}
|
