1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-apple-darwin -aarch64-enable-collect-loh=false -aarch64-enable-sink-fold=true < %s | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc -mtriple=aarch64-apple-darwin -aarch64-enable-collect-loh=false -aarch64-enable-sink-fold=true -global-isel < %s | FileCheck %s --check-prefixes=CHECK,CHECK-GI
@board = common global [400 x i8] zeroinitializer, align 1
@next_string = common global i32 0, align 4
@string_number = common global [400 x i32] zeroinitializer, align 4
; Function Attrs: nounwind ssp
define void @new_position(i32 %pos) {
; CHECK-SD-LABEL: new_position:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: adrp x8, _board@GOTPAGE
; CHECK-SD-NEXT: ldr x8, [x8, _board@GOTPAGEOFF]
; CHECK-SD-NEXT: ldrb w8, [x8, w0, sxtw]
; CHECK-SD-NEXT: sub w8, w8, #1
; CHECK-SD-NEXT: cmp w8, #1
; CHECK-SD-NEXT: b.hi LBB0_2
; CHECK-SD-NEXT: ; %bb.1: ; %if.then
; CHECK-SD-NEXT: adrp x8, _next_string@GOTPAGE
; CHECK-SD-NEXT: adrp x9, _string_number@GOTPAGE
; CHECK-SD-NEXT: ldr x8, [x8, _next_string@GOTPAGEOFF]
; CHECK-SD-NEXT: ldr x9, [x9, _string_number@GOTPAGEOFF]
; CHECK-SD-NEXT: ldr w8, [x8]
; CHECK-SD-NEXT: str w8, [x9, w0, sxtw #2]
; CHECK-SD-NEXT: LBB0_2: ; %if.end
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: new_position:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: adrp x8, _board@GOTPAGE
; CHECK-GI-NEXT: ldr x8, [x8, _board@GOTPAGEOFF]
; CHECK-GI-NEXT: ldrb w8, [x8, w0, sxtw]
; CHECK-GI-NEXT: sub w8, w8, #1
; CHECK-GI-NEXT: cmp w8, #2
; CHECK-GI-NEXT: b.hs LBB0_2
; CHECK-GI-NEXT: ; %bb.1: ; %if.then
; CHECK-GI-NEXT: adrp x8, _next_string@GOTPAGE
; CHECK-GI-NEXT: adrp x9, _string_number@GOTPAGE
; CHECK-GI-NEXT: ldr x8, [x8, _next_string@GOTPAGEOFF]
; CHECK-GI-NEXT: ldr x9, [x9, _string_number@GOTPAGEOFF]
; CHECK-GI-NEXT: ldr w8, [x8]
; CHECK-GI-NEXT: str w8, [x9, w0, sxtw #2]
; CHECK-GI-NEXT: LBB0_2: ; %if.end
; CHECK-GI-NEXT: ret
entry:
%idxprom = sext i32 %pos to i64
%arrayidx = getelementptr inbounds [400 x i8], ptr @board, i64 0, i64 %idxprom
%tmp = load i8, ptr %arrayidx, align 1
%.off = add i8 %tmp, -1
%switch = icmp ult i8 %.off, 2
br i1 %switch, label %if.then, label %if.end
if.then: ; preds = %entry
%tmp1 = load i32, ptr @next_string, align 4
%arrayidx8 = getelementptr inbounds [400 x i32], ptr @string_number, i64 0, i64 %idxprom
store i32 %tmp1, ptr %arrayidx8, align 4
br label %if.end
if.end: ; preds = %if.then, %entry
ret void
}
define zeroext i1 @test8_0(i8 zeroext %x) align 2 {
; CHECK-LABEL: test8_0:
; CHECK: ; %bb.0: ; %entry
; CHECK-NEXT: sub w8, w0, #182
; CHECK-NEXT: cmn w8, #20
; CHECK-NEXT: cset w0, lo
; CHECK-NEXT: ret
entry:
%0 = add i8 %x, 74
%1 = icmp ult i8 %0, -20
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test8_1(i8 zeroext %x) align 2 {
; CHECK-SD-LABEL: test8_1:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: sub w8, w0, #10
; CHECK-SD-NEXT: cmp w8, #89
; CHECK-SD-NEXT: cset w0, hi
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test8_1:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: sub w8, w0, #10
; CHECK-GI-NEXT: cmp w8, #90
; CHECK-GI-NEXT: cset w0, hs
; CHECK-GI-NEXT: ret
entry:
%0 = add i8 %x, 246
%1 = icmp uge i8 %0, 90
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test8_2(i8 zeroext %x) align 2 {
; CHECK-SD-LABEL: test8_2:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: cmp w0, #208
; CHECK-SD-NEXT: cset w0, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test8_2:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: sub w8, w0, #29
; CHECK-GI-NEXT: and w8, w8, #0xff
; CHECK-GI-NEXT: cmp w8, #179
; CHECK-GI-NEXT: cset w0, ne
; CHECK-GI-NEXT: ret
entry:
%0 = add i8 %x, 227
%1 = icmp ne i8 %0, 179
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test8_3(i8 zeroext %x) align 2 {
; CHECK-SD-LABEL: test8_3:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: cmp w0, #209
; CHECK-SD-NEXT: cset w0, eq
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test8_3:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: sub w8, w0, #55
; CHECK-GI-NEXT: and w8, w8, #0xff
; CHECK-GI-NEXT: cmp w8, #154
; CHECK-GI-NEXT: cset w0, eq
; CHECK-GI-NEXT: ret
entry:
%0 = add i8 %x, 201
%1 = icmp eq i8 %0, 154
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test8_4(i8 zeroext %x) align 2 {
; CHECK-SD-LABEL: test8_4:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: cmp w0, #39
; CHECK-SD-NEXT: cset w0, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test8_4:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: sub w8, w0, #79
; CHECK-GI-NEXT: and w8, w8, #0xff
; CHECK-GI-NEXT: cmp w8, #216
; CHECK-GI-NEXT: cset w0, ne
; CHECK-GI-NEXT: ret
entry:
%0 = add i8 %x, -79
%1 = icmp ne i8 %0, -40
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test8_5(i8 zeroext %x) align 2 {
; CHECK-SD-LABEL: test8_5:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: sub w8, w0, #123
; CHECK-SD-NEXT: cmn w8, #106
; CHECK-SD-NEXT: cset w0, hi
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test8_5:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: sub w8, w0, #123
; CHECK-GI-NEXT: cmn w8, #105
; CHECK-GI-NEXT: cset w0, hs
; CHECK-GI-NEXT: ret
entry:
%0 = add i8 %x, 133
%1 = icmp uge i8 %0, -105
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test8_6(i8 zeroext %x) align 2 {
; CHECK-SD-LABEL: test8_6:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: sub w8, w0, #58
; CHECK-SD-NEXT: cmp w8, #154
; CHECK-SD-NEXT: cset w0, hi
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test8_6:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: sub w8, w0, #58
; CHECK-GI-NEXT: cmp w8, #155
; CHECK-GI-NEXT: cset w0, hs
; CHECK-GI-NEXT: ret
entry:
%0 = add i8 %x, -58
%1 = icmp uge i8 %0, 155
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test8_7(i8 zeroext %x) align 2 {
; CHECK-LABEL: test8_7:
; CHECK: ; %bb.0: ; %entry
; CHECK-NEXT: sub w8, w0, #31
; CHECK-NEXT: cmp w8, #124
; CHECK-NEXT: cset w0, lo
; CHECK-NEXT: ret
entry:
%0 = add i8 %x, 225
%1 = icmp ult i8 %0, 124
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test8_8(i8 zeroext %x) align 2 {
; CHECK-SD-LABEL: test8_8:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: cmp w0, #66
; CHECK-SD-NEXT: cset w0, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test8_8:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: sub w8, w0, #66
; CHECK-GI-NEXT: cmp w8, #1
; CHECK-GI-NEXT: cset w0, hs
; CHECK-GI-NEXT: ret
entry:
%0 = add i8 %x, 190
%1 = icmp uge i8 %0, 1
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test16_0(i16 zeroext %x) align 2 {
; CHECK-SD-LABEL: test16_0:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: mov w8, #5086 ; =0x13de
; CHECK-SD-NEXT: cmp w0, w8
; CHECK-SD-NEXT: cset w0, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test16_0:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: mov w8, #18547 ; =0x4873
; CHECK-GI-NEXT: mov w9, #23633 ; =0x5c51
; CHECK-GI-NEXT: add w8, w0, w8
; CHECK-GI-NEXT: cmp w9, w8, uxth
; CHECK-GI-NEXT: cset w0, ne
; CHECK-GI-NEXT: ret
entry:
%0 = add i16 %x, -46989
%1 = icmp ne i16 %0, -41903
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test16_2(i16 zeroext %x) align 2 {
; CHECK-SD-LABEL: test16_2:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: mov w8, #16882 ; =0x41f2
; CHECK-SD-NEXT: mov w9, #40700 ; =0x9efc
; CHECK-SD-NEXT: add w8, w0, w8
; CHECK-SD-NEXT: cmp w9, w8, uxth
; CHECK-SD-NEXT: cset w0, hi
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test16_2:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: mov w8, #16882 ; =0x41f2
; CHECK-GI-NEXT: mov w9, #40699 ; =0x9efb
; CHECK-GI-NEXT: add w8, w0, w8
; CHECK-GI-NEXT: cmp w9, w8, uxth
; CHECK-GI-NEXT: cset w0, hs
; CHECK-GI-NEXT: ret
entry:
%0 = add i16 %x, 16882
%1 = icmp ule i16 %0, -24837
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test16_3(i16 zeroext %x) align 2 {
; CHECK-SD-LABEL: test16_3:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: mov w8, #53200 ; =0xcfd0
; CHECK-SD-NEXT: cmp w0, w8
; CHECK-SD-NEXT: cset w0, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test16_3:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: mov w8, #29283 ; =0x7263
; CHECK-GI-NEXT: mov w9, #16947 ; =0x4233
; CHECK-GI-NEXT: add w8, w0, w8
; CHECK-GI-NEXT: cmp w9, w8, uxth
; CHECK-GI-NEXT: cset w0, ne
; CHECK-GI-NEXT: ret
entry:
%0 = add i16 %x, 29283
%1 = icmp ne i16 %0, 16947
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test16_4(i16 zeroext %x) align 2 {
; CHECK-SD-LABEL: test16_4:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: mov w8, #29985 ; =0x7521
; CHECK-SD-NEXT: mov w9, #15676 ; =0x3d3c
; CHECK-SD-NEXT: add w8, w0, w8
; CHECK-SD-NEXT: cmp w9, w8, uxth
; CHECK-SD-NEXT: cset w0, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test16_4:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: mov w8, #29985 ; =0x7521
; CHECK-GI-NEXT: mov w9, #15677 ; =0x3d3d
; CHECK-GI-NEXT: add w8, w0, w8
; CHECK-GI-NEXT: cmp w9, w8, uxth
; CHECK-GI-NEXT: cset w0, ls
; CHECK-GI-NEXT: ret
entry:
%0 = add i16 %x, -35551
%1 = icmp uge i16 %0, 15677
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test16_5(i16 zeroext %x) align 2 {
; CHECK-SD-LABEL: test16_5:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: mov w8, #23282 ; =0x5af2
; CHECK-SD-NEXT: cmp w0, w8
; CHECK-SD-NEXT: cset w0, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test16_5:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: mov w8, #-25214 ; =0xffff9d82
; CHECK-GI-NEXT: mov w9, #63604 ; =0xf874
; CHECK-GI-NEXT: add w8, w0, w8
; CHECK-GI-NEXT: cmp w9, w8, uxth
; CHECK-GI-NEXT: cset w0, ne
; CHECK-GI-NEXT: ret
entry:
%0 = add i16 %x, -25214
%1 = icmp ne i16 %0, -1932
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test16_6(i16 zeroext %x) align 2 {
; CHECK-SD-LABEL: test16_6:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: mov w8, #-32194 ; =0xffff823e
; CHECK-SD-NEXT: mov w9, #24320 ; =0x5f00
; CHECK-SD-NEXT: add w8, w0, w8
; CHECK-SD-NEXT: cmp w8, w9
; CHECK-SD-NEXT: cset w0, hi
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test16_6:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: mov w8, #-32194 ; =0xffff823e
; CHECK-GI-NEXT: mov w9, #24321 ; =0x5f01
; CHECK-GI-NEXT: add w8, w0, w8
; CHECK-GI-NEXT: cmp w8, w9
; CHECK-GI-NEXT: cset w0, hs
; CHECK-GI-NEXT: ret
entry:
%0 = add i16 %x, -32194
%1 = icmp uge i16 %0, -41215
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test16_7(i16 zeroext %x) align 2 {
; CHECK-SD-LABEL: test16_7:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: mov w8, #9272 ; =0x2438
; CHECK-SD-NEXT: mov w9, #22619 ; =0x585b
; CHECK-SD-NEXT: add w8, w0, w8
; CHECK-SD-NEXT: cmp w9, w8, uxth
; CHECK-SD-NEXT: cset w0, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test16_7:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: mov w8, #9272 ; =0x2438
; CHECK-GI-NEXT: mov w9, #22620 ; =0x585c
; CHECK-GI-NEXT: add w8, w0, w8
; CHECK-GI-NEXT: cmp w9, w8, uxth
; CHECK-GI-NEXT: cset w0, ls
; CHECK-GI-NEXT: ret
entry:
%0 = add i16 %x, 9272
%1 = icmp uge i16 %0, -42916
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define zeroext i1 @test16_8(i16 zeroext %x) align 2 {
; CHECK-SD-LABEL: test16_8:
; CHECK-SD: ; %bb.0: ; %entry
; CHECK-SD-NEXT: mov w8, #4919 ; =0x1337
; CHECK-SD-NEXT: cmp w0, w8
; CHECK-SD-NEXT: cset w0, ne
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: test16_8:
; CHECK-GI: ; %bb.0: ; %entry
; CHECK-GI-NEXT: mov w8, #6706 ; =0x1a32
; CHECK-GI-NEXT: add w9, w0, #1787
; CHECK-GI-NEXT: cmp w8, w9, uxth
; CHECK-GI-NEXT: cset w0, ne
; CHECK-GI-NEXT: ret
entry:
%0 = add i16 %x, -63749
%1 = icmp ne i16 %0, 6706
br i1 %1, label %ret_true, label %ret_false
ret_false:
ret i1 false
ret_true:
ret i1 true
}
define i64 @pr58109(i8 signext %0) {
; CHECK-SD-LABEL: pr58109:
; CHECK-SD: ; %bb.0:
; CHECK-SD-NEXT: add w8, w0, #1
; CHECK-SD-NEXT: and w8, w8, #0xff
; CHECK-SD-NEXT: subs w8, w8, #1
; CHECK-SD-NEXT: csel w0, wzr, w8, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: pr58109:
; CHECK-GI: ; %bb.0:
; CHECK-GI-NEXT: add w8, w0, #1
; CHECK-GI-NEXT: and w8, w8, #0xff
; CHECK-GI-NEXT: sub w8, w8, #1
; CHECK-GI-NEXT: cmp w8, w8, uxtb
; CHECK-GI-NEXT: csel w8, wzr, w8, ne
; CHECK-GI-NEXT: and x0, x8, #0xff
; CHECK-GI-NEXT: ret
%2 = add i8 %0, 1
%3 = call i8 @llvm.usub.sat.i8(i8 %2, i8 1)
%4 = zext i8 %3 to i64
ret i64 %4
}
define i64 @pr58109b(i8 signext %0, i64 %a, i64 %b) {
; CHECK-SD-LABEL: pr58109b:
; CHECK-SD: ; %bb.0:
; CHECK-SD-NEXT: and w8, w0, #0xff
; CHECK-SD-NEXT: sub w8, w8, #255
; CHECK-SD-NEXT: cmn w8, #254
; CHECK-SD-NEXT: csel x0, x1, x2, lo
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: pr58109b:
; CHECK-GI: ; %bb.0:
; CHECK-GI-NEXT: mov w8, #-255 ; =0xffffff01
; CHECK-GI-NEXT: add w8, w8, w0, uxtb
; CHECK-GI-NEXT: cmn w8, #254
; CHECK-GI-NEXT: csel x0, x1, x2, lo
; CHECK-GI-NEXT: ret
%2 = add i8 %0, 1
%3 = icmp ult i8 %2, 2
%4 = select i1 %3, i64 %a, i64 %b
ret i64 %4
}
define i64 @test_2_selects(i8 zeroext %a) {
; CHECK-LABEL: test_2_selects:
; CHECK: ; %bb.0:
; CHECK-NEXT: add w9, w0, #24
; CHECK-NEXT: mov w8, #131 ; =0x83
; CHECK-NEXT: and w9, w9, #0xff
; CHECK-NEXT: cmp w9, #81
; CHECK-NEXT: mov w9, #57 ; =0x39
; CHECK-NEXT: csel x8, x8, xzr, lo
; CHECK-NEXT: csel x9, xzr, x9, eq
; CHECK-NEXT: add x0, x8, x9
; CHECK-NEXT: ret
%1 = add i8 %a, 24
%2 = zext i8 %1 to i64
%3 = icmp ult i8 %1, 81
%4 = select i1 %3, i64 131, i64 0
%5 = icmp eq i8 %1, 81
%6 = select i1 %5, i64 0, i64 57
%7 = add i64 %4, %6
ret i64 %7
}
declare i8 @llvm.usub.sat.i8(i8, i8) #0
define i64 @and0xffffffff(i64 %a) nounwind ssp {
; CHECK-LABEL: and0xffffffff:
; CHECK: ; %bb.0: ; %entry
; CHECK-NEXT: mov w0, w0
; CHECK-NEXT: ret
entry:
%b = and i64 %a, u0xffffffff
ret i64 %b
}
define i64 @and0xfffffff0(i64 %a) nounwind ssp {
; CHECK-LABEL: and0xfffffff0:
; CHECK: ; %bb.0: ; %entry
; CHECK-NEXT: and x0, x0, #0xfffffff0
; CHECK-NEXT: ret
entry:
%b = and i64 %a, u0xfffffff0
ret i64 %b
}
define i64 @and0x7fffffff(i64 %a) nounwind ssp {
; CHECK-LABEL: and0x7fffffff:
; CHECK: ; %bb.0: ; %entry
; CHECK-NEXT: and x0, x0, #0x7fffffff
; CHECK-NEXT: ret
entry:
%b = and i64 %a, u0x7fffffff
ret i64 %b
}
|
