1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc -mtriple=aarch64-none-elf -mattr=+aes < %s | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc -mtriple=aarch64-none-elf -mattr=+aes -global-isel < %s | FileCheck %s --check-prefixes=CHECK,CHECK-GI
define i64 @add_i64_ext_load(<1 x i64> %A, ptr %B) nounwind {
; CHECK-SD-LABEL: add_i64_ext_load:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ldr d1, [x0]
; CHECK-SD-NEXT: add d0, d0, d1
; CHECK-SD-NEXT: fmov x0, d0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: add_i64_ext_load:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: fmov x9, d0
; CHECK-GI-NEXT: ldr x8, [x0]
; CHECK-GI-NEXT: add x0, x9, x8
; CHECK-GI-NEXT: ret
%a = extractelement <1 x i64> %A, i32 0
%b = load i64, ptr %B
%c = add i64 %a, %b
ret i64 %c
}
define i64 @sub_i64_ext_load(<1 x i64> %A, ptr %B) nounwind {
; CHECK-SD-LABEL: sub_i64_ext_load:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ldr d1, [x0]
; CHECK-SD-NEXT: sub d0, d0, d1
; CHECK-SD-NEXT: fmov x0, d0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: sub_i64_ext_load:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: fmov x9, d0
; CHECK-GI-NEXT: ldr x8, [x0]
; CHECK-GI-NEXT: sub x0, x9, x8
; CHECK-GI-NEXT: ret
%a = extractelement <1 x i64> %A, i32 0
%b = load i64, ptr %B
%c = sub i64 %a, %b
ret i64 %c
}
define void @add_i64_ext_load_store(<1 x i64> %A, ptr %B) nounwind {
; CHECK-SD-LABEL: add_i64_ext_load_store:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ldr d1, [x0]
; CHECK-SD-NEXT: add d0, d0, d1
; CHECK-SD-NEXT: str d0, [x0]
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: add_i64_ext_load_store:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: fmov x9, d0
; CHECK-GI-NEXT: ldr x8, [x0]
; CHECK-GI-NEXT: add x8, x9, x8
; CHECK-GI-NEXT: str x8, [x0]
; CHECK-GI-NEXT: ret
%a = extractelement <1 x i64> %A, i32 0
%b = load i64, ptr %B
%c = add i64 %a, %b
store i64 %c, ptr %B
ret void
}
define i64 @add_v2i64_ext_load(<2 x i64> %A, ptr %B) nounwind {
; CHECK-LABEL: add_v2i64_ext_load:
; CHECK: // %bb.0:
; CHECK-NEXT: fmov x9, d0
; CHECK-NEXT: ldr x8, [x0]
; CHECK-NEXT: add x0, x9, x8
; CHECK-NEXT: ret
%a = extractelement <2 x i64> %A, i32 0
%b = load i64, ptr %B
%c = add i64 %a, %b
ret i64 %c
}
define i64 @add_i64_ext_ext(<1 x i64> %A, <1 x i64> %B) nounwind {
; CHECK-SD-LABEL: add_i64_ext_ext:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: add d0, d0, d1
; CHECK-SD-NEXT: fmov x0, d0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: add_i64_ext_ext:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: fmov x8, d0
; CHECK-GI-NEXT: fmov x9, d1
; CHECK-GI-NEXT: add x0, x8, x9
; CHECK-GI-NEXT: ret
%a = extractelement <1 x i64> %A, i32 0
%b = extractelement <1 x i64> %B, i32 0
%c = add i64 %a, %b
ret i64 %c
}
define i32 @add_i32_ext_load(<1 x i32> %A, ptr %B) nounwind {
; CHECK-SD-LABEL: add_i32_ext_load:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-SD-NEXT: fmov w9, s0
; CHECK-SD-NEXT: ldr w8, [x0]
; CHECK-SD-NEXT: add w0, w9, w8
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: add_i32_ext_load:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: fmov w9, s0
; CHECK-GI-NEXT: ldr w8, [x0]
; CHECK-GI-NEXT: add w0, w9, w8
; CHECK-GI-NEXT: ret
%a = extractelement <1 x i32> %A, i32 0
%b = load i32, ptr %B
%c = add i32 %a, %b
ret i32 %c
}
define i64 @add_i64_ext_ext_test1(<1 x i64> %A, <2 x i64> %B) nounwind {
; CHECK-SD-LABEL: add_i64_ext_ext_test1:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ext v2.16b, v1.16b, v1.16b, #8
; CHECK-SD-NEXT: add d0, d0, d1
; CHECK-SD-NEXT: add d0, d0, d2
; CHECK-SD-NEXT: fmov x0, d0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: add_i64_ext_ext_test1:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov x8, v1.d[1]
; CHECK-GI-NEXT: fmov x9, d0
; CHECK-GI-NEXT: fmov x10, d1
; CHECK-GI-NEXT: add x9, x9, x10
; CHECK-GI-NEXT: add x0, x9, x8
; CHECK-GI-NEXT: ret
%a = extractelement <1 x i64> %A, i32 0
%b = extractelement <2 x i64> %B, i32 0
%c = extractelement <2 x i64> %B, i32 1
%d = add i64 %a, %b
%e = add i64 %d, %c
ret i64 %e
}
define i64 @sub_i64_ext_ext_test1(<1 x i64> %A, <2 x i64> %B) nounwind {
; CHECK-SD-LABEL: sub_i64_ext_ext_test1:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ext v2.16b, v1.16b, v1.16b, #8
; CHECK-SD-NEXT: sub d0, d0, d1
; CHECK-SD-NEXT: sub d0, d0, d2
; CHECK-SD-NEXT: fmov x0, d0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: sub_i64_ext_ext_test1:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov x8, v1.d[1]
; CHECK-GI-NEXT: fmov x9, d0
; CHECK-GI-NEXT: fmov x10, d1
; CHECK-GI-NEXT: sub x9, x9, x10
; CHECK-GI-NEXT: sub x0, x9, x8
; CHECK-GI-NEXT: ret
%a = extractelement <1 x i64> %A, i32 0
%b = extractelement <2 x i64> %B, i32 0
%c = extractelement <2 x i64> %B, i32 1
%d = sub i64 %a, %b
%e = sub i64 %d, %c
ret i64 %e
}
|
