1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -passes=instsimplify -S %s | FileCheck %s
define i1 @incr_sle(i32 %i, i32 %len) {
; CHECK-LABEL: define i1 @incr_sle(
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: ret i1 true
;
%i.incr = add nsw nuw i32 %i, 1
%i.gt.len = icmp samesign ugt i32 %i, %len
%i.incr.sgt.len = icmp sgt i32 %i.incr, %len
%res = icmp sle i1 %i.incr.sgt.len, %i.gt.len
ret i1 %res
}
define i1 @incr_sle_no_nsw_nuw(i32 %i, i32 %len) {
; CHECK-LABEL: define i1 @incr_sle_no_nsw_nuw(
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: [[I_INCR:%.*]] = add i32 [[I]], 1
; CHECK-NEXT: [[I_GT_LEN:%.*]] = icmp samesign ugt i32 [[I]], [[LEN]]
; CHECK-NEXT: [[I_INCR_SGT_LEN:%.*]] = icmp sgt i32 [[I_INCR]], [[LEN]]
; CHECK-NEXT: [[RES:%.*]] = icmp sle i1 [[I_INCR_SGT_LEN]], [[I_GT_LEN]]
; CHECK-NEXT: ret i1 [[RES]]
;
%i.incr = add i32 %i, 1
%i.gt.len = icmp samesign ugt i32 %i, %len
%i.incr.sgt.len = icmp sgt i32 %i.incr, %len
%res = icmp sle i1 %i.incr.sgt.len, %i.gt.len
ret i1 %res
}
define i1 @incr_sge(i32 %i, i32 %len) {
; CHECK-LABEL: define i1 @incr_sge(
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: ret i1 true
;
%i.incr = add nsw nuw i32 %i, 1
%i.lt.len = icmp samesign ult i32 %i, %len
%i.incr.slt.len = icmp slt i32 %i.incr, %len
%res = icmp sge i1 %i.incr.slt.len, %i.lt.len
ret i1 %res
}
define i1 @incr_sge_no_nsw_nuw(i32 %i, i32 %len) {
; CHECK-LABEL: define i1 @incr_sge_no_nsw_nuw(
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: [[I_INCR:%.*]] = add i32 [[I]], 1
; CHECK-NEXT: [[I_LT_LEN:%.*]] = icmp samesign ult i32 [[I]], [[LEN]]
; CHECK-NEXT: [[I_INCR_SLT_LEN:%.*]] = icmp slt i32 [[I_INCR]], [[LEN]]
; CHECK-NEXT: [[RES:%.*]] = icmp sge i1 [[I_INCR_SLT_LEN]], [[I_LT_LEN]]
; CHECK-NEXT: ret i1 [[RES]]
;
%i.incr = add i32 %i, 1
%i.lt.len = icmp samesign ult i32 %i, %len
%i.incr.slt.len = icmp slt i32 %i.incr, %len
%res = icmp sge i1 %i.incr.slt.len, %i.lt.len
ret i1 %res
}
define i1 @incr_ule(i32 %i, i32 %len) {
; CHECK-LABEL: define i1 @incr_ule(
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: ret i1 true
;
%i.incr = add nsw nuw i32 %i, 1
%i.gt.len = icmp samesign ugt i32 %i, %len
%i.incr.sgt.len = icmp sgt i32 %i.incr, %len
%res = icmp ule i1 %i.gt.len, %i.incr.sgt.len
ret i1 %res
}
define i1 @incr_ule_no_nsw_nuw(i32 %i, i32 %len) {
; CHECK-LABEL: define i1 @incr_ule_no_nsw_nuw(
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: [[I_INCR:%.*]] = add i32 [[I]], 1
; CHECK-NEXT: [[I_GT_LEN:%.*]] = icmp samesign ugt i32 [[I]], [[LEN]]
; CHECK-NEXT: [[I_INCR_SGT_LEN:%.*]] = icmp sgt i32 [[I_INCR]], [[LEN]]
; CHECK-NEXT: [[RES:%.*]] = icmp ule i1 [[I_GT_LEN]], [[I_INCR_SGT_LEN]]
; CHECK-NEXT: ret i1 [[RES]]
;
%i.incr = add i32 %i, 1
%i.gt.len = icmp samesign ugt i32 %i, %len
%i.incr.sgt.len = icmp sgt i32 %i.incr, %len
%res = icmp ule i1 %i.gt.len, %i.incr.sgt.len
ret i1 %res
}
define i1 @incr_uge(i32 %i, i32 %len) {
; CHECK-LABEL: define i1 @incr_uge(
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: ret i1 true
;
%i.incr = add nsw nuw i32 %i, 1
%i.lt.len = icmp samesign ult i32 %i, %len
%i.incr.slt.len = icmp slt i32 %i.incr, %len
%res = icmp uge i1 %i.lt.len, %i.incr.slt.len
ret i1 %res
}
define i1 @incr_uge_no_nsw_nuw(i32 %i, i32 %len) {
; CHECK-LABEL: define i1 @incr_uge_no_nsw_nuw(
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: [[I_INCR:%.*]] = add i32 [[I]], 1
; CHECK-NEXT: [[I_LT_LEN:%.*]] = icmp samesign ult i32 [[I]], [[LEN]]
; CHECK-NEXT: [[I_INCR_SLT_LEN:%.*]] = icmp slt i32 [[I_INCR]], [[LEN]]
; CHECK-NEXT: [[RES:%.*]] = icmp uge i1 [[I_LT_LEN]], [[I_INCR_SLT_LEN]]
; CHECK-NEXT: ret i1 [[RES]]
;
%i.incr = add i32 %i, 1
%i.lt.len = icmp samesign ult i32 %i, %len
%i.incr.slt.len = icmp slt i32 %i.incr, %len
%res = icmp uge i1 %i.lt.len, %i.incr.slt.len
ret i1 %res
}
define i1 @sgt_implies_ge_via_assume(i32 %i, i32 %j) {
; CHECK-LABEL: define i1 @sgt_implies_ge_via_assume(
; CHECK-SAME: i32 [[I:%.*]], i32 [[J:%.*]]) {
; CHECK-NEXT: [[I_SGT_J:%.*]] = icmp sgt i32 [[I]], [[J]]
; CHECK-NEXT: call void @llvm.assume(i1 [[I_SGT_J]])
; CHECK-NEXT: ret i1 true
;
%i.sgt.j = icmp sgt i32 %i, %j
call void @llvm.assume(i1 %i.sgt.j)
%i.ge.j = icmp samesign uge i32 %i, %j
ret i1 %i.ge.j
}
define i1 @sgt_implies_false_le_via_assume(i32 %i, i32 %j) {
; CHECK-LABEL: define i1 @sgt_implies_false_le_via_assume(
; CHECK-SAME: i32 [[I:%.*]], i32 [[J:%.*]]) {
; CHECK-NEXT: [[I_SGT_J:%.*]] = icmp sgt i32 [[I]], [[J]]
; CHECK-NEXT: call void @llvm.assume(i1 [[I_SGT_J]])
; CHECK-NEXT: ret i1 false
;
%i.sgt.j = icmp sgt i32 %i, %j
call void @llvm.assume(i1 %i.sgt.j)
%i.le.j = icmp samesign ule i32 %i, %j
ret i1 %i.le.j
}
define i32 @gt_implies_sge_dominating(i32 %a, i32 %len) {
; CHECK-LABEL: define i32 @gt_implies_sge_dominating(
; CHECK-SAME: i32 [[A:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: [[A_GT_LEN:%.*]] = icmp samesign ugt i32 [[A]], [[LEN]]
; CHECK-NEXT: br i1 [[A_GT_LEN]], label %[[TAKEN:.*]], label %[[END:.*]]
; CHECK: [[TAKEN]]:
; CHECK-NEXT: ret i32 30
; CHECK: [[END]]:
; CHECK-NEXT: ret i32 -1
;
entry:
%a.gt.len = icmp samesign ugt i32 %a, %len
br i1 %a.gt.len, label %taken, label %end
taken:
%a.sge.len = icmp sge i32 %a, %len
%res = select i1 %a.sge.len, i32 30, i32 0
ret i32 %res
end:
ret i32 -1
}
define i32 @gt_implies_false_sle_dominating(i32 %a, i32 %len) {
; CHECK-LABEL: define i32 @gt_implies_false_sle_dominating(
; CHECK-SAME: i32 [[A:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: [[A_GT_LEN:%.*]] = icmp samesign ugt i32 [[A]], [[LEN]]
; CHECK-NEXT: br i1 [[A_GT_LEN]], label %[[TAKEN:.*]], label %[[END:.*]]
; CHECK: [[TAKEN]]:
; CHECK-NEXT: ret i32 0
; CHECK: [[END]]:
; CHECK-NEXT: ret i32 -1
;
entry:
%a.gt.len = icmp samesign ugt i32 %a, %len
br i1 %a.gt.len, label %taken, label %end
taken:
%a.sle.len = icmp sle i32 %a, %len
%res = select i1 %a.sle.len, i32 30, i32 0
ret i32 %res
end:
ret i32 -1
}
define i32 @gt_implies_sge_dominating_cr(i32 %a, i32 %len) {
; CHECK-LABEL: define i32 @gt_implies_sge_dominating_cr(
; CHECK-SAME: i32 [[A:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: [[A_GT_20:%.*]] = icmp samesign ugt i32 [[A]], 20
; CHECK-NEXT: br i1 [[A_GT_20]], label %[[TAKEN:.*]], label %[[END:.*]]
; CHECK: [[TAKEN]]:
; CHECK-NEXT: ret i32 30
; CHECK: [[END]]:
; CHECK-NEXT: ret i32 -1
;
entry:
%a.gt.20 = icmp samesign ugt i32 %a, 20
br i1 %a.gt.20, label %taken, label %end
taken:
%a.sge.10 = icmp sge i32 %a, 10
%res = select i1 %a.sge.10, i32 30, i32 0
ret i32 %res
end:
ret i32 -1
}
define i32 @sgt_implies_ge_dominating_cr(i32 %a, i32 %len) {
; CHECK-LABEL: define i32 @sgt_implies_ge_dominating_cr(
; CHECK-SAME: i32 [[A:%.*]], i32 [[LEN:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: [[A_SGT_MINUS_10:%.*]] = icmp sgt i32 [[A]], -10
; CHECK-NEXT: br i1 [[A_SGT_MINUS_10]], label %[[TAKEN:.*]], label %[[END:.*]]
; CHECK: [[TAKEN]]:
; CHECK-NEXT: ret i32 30
; CHECK: [[END]]:
; CHECK-NEXT: ret i32 -1
;
entry:
%a.sgt.minus.10 = icmp sgt i32 %a, -10
br i1 %a.sgt.minus.10, label %taken, label %end
taken:
%a.ge.minus.20 = icmp samesign uge i32 %a, -20
%res = select i1 %a.ge.minus.20, i32 30, i32 0
ret i32 %res
end:
ret i32 -1
}
define i32 @gt_sub_nsw(i32 %x, i32 %y) {
; CHECK-LABEL: define i32 @gt_sub_nsw(
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: [[X_GT_Y:%.*]] = icmp samesign ugt i32 [[X]], [[Y]]
; CHECK-NEXT: br i1 [[X_GT_Y]], label %[[TAKEN:.*]], label %[[END:.*]]
; CHECK: [[TAKEN]]:
; CHECK-NEXT: [[SUB:%.*]] = sub nsw i32 [[X]], [[Y]]
; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[SUB]], 1
; CHECK-NEXT: ret i32 [[ADD]]
; CHECK: [[END]]:
; CHECK-NEXT: ret i32 0
;
entry:
%x.gt.y = icmp samesign ugt i32 %x, %y
br i1 %x.gt.y, label %taken, label %end
taken:
%sub = sub nsw i32 %x, %y
%add = add nsw i32 %sub, 1
%neg = xor i32 %sub, -1
%abscond = icmp samesign ult i32 %sub, -1
%abs = select i1 %abscond, i32 %neg, i32 %add
ret i32 %abs
end:
ret i32 0
}
define i32 @ge_sub_nsw(i32 %x, i32 %y) {
; CHECK-LABEL: define i32 @ge_sub_nsw(
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: [[X_GE_Y:%.*]] = icmp samesign uge i32 [[X]], [[Y]]
; CHECK-NEXT: br i1 [[X_GE_Y]], label %[[TAKEN:.*]], label %[[END:.*]]
; CHECK: [[TAKEN]]:
; CHECK-NEXT: [[SUB:%.*]] = sub nsw i32 [[X]], [[Y]]
; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[SUB]], 1
; CHECK-NEXT: ret i32 [[ADD]]
; CHECK: [[END]]:
; CHECK-NEXT: ret i32 0
;
entry:
%x.ge.y = icmp samesign uge i32 %x, %y
br i1 %x.ge.y, label %taken, label %end
taken:
%sub = sub nsw i32 %x, %y
%add = add nsw i32 %sub, 1
%neg = xor i32 %sub, -1
%abscond = icmp samesign ult i32 %sub, -1
%abs = select i1 %abscond, i32 %neg, i32 %add
ret i32 %abs
end:
ret i32 0
}
define i1 @gt_sub_nsw_ult(i8 %L0, i8 %L1, i1 %V) {
; CHECK-LABEL: define i1 @gt_sub_nsw_ult(
; CHECK-SAME: i8 [[L0:%.*]], i8 [[L1:%.*]], i1 [[V:%.*]]) {
; CHECK-NEXT: [[LHS:%.*]] = icmp samesign ugt i8 [[L0]], [[L1]]
; CHECK-NEXT: br i1 [[LHS]], label %[[LHS_TRUE:.*]], label %[[LHS_FALSE:.*]]
; CHECK: [[LHS_TRUE]]:
; CHECK-NEXT: [[R0:%.*]] = sub nsw i8 [[L0]], [[L1]]
; CHECK-NEXT: [[RHS:%.*]] = icmp ult i8 [[R0]], -1
; CHECK-NEXT: ret i1 [[RHS]]
; CHECK: [[LHS_FALSE]]:
; CHECK-NEXT: ret i1 [[V]]
;
%LHS = icmp samesign ugt i8 %L0, %L1
br i1 %LHS, label %LHS_true, label %LHS_false
LHS_true:
%R0 = sub nsw i8 %L0, %L1
%RHS = icmp ult i8 %R0, -1
ret i1 %RHS
LHS_false:
ret i1 %V
}
define i1 @lt_sub_nsw_ult(i8 %L0, i8 %L1, i1 %V) {
; CHECK-LABEL: define i1 @lt_sub_nsw_ult(
; CHECK-SAME: i8 [[L0:%.*]], i8 [[L1:%.*]], i1 [[V:%.*]]) {
; CHECK-NEXT: [[LHS:%.*]] = icmp samesign ult i8 [[L0]], [[L1]]
; CHECK-NEXT: br i1 [[LHS]], label %[[LHS_TRUE:.*]], label %[[LHS_FALSE:.*]]
; CHECK: [[LHS_TRUE]]:
; CHECK-NEXT: [[R0:%.*]] = sub nsw i8 [[L0]], [[L1]]
; CHECK-NEXT: [[RHS:%.*]] = icmp ult i8 [[R0]], 1
; CHECK-NEXT: ret i1 [[RHS]]
; CHECK: [[LHS_FALSE]]:
; CHECK-NEXT: ret i1 [[V]]
;
%LHS = icmp samesign ult i8 %L0, %L1
br i1 %LHS, label %LHS_true, label %LHS_false
LHS_true:
%R0 = sub nsw i8 %L0, %L1
%RHS = icmp ult i8 %R0, 1
ret i1 %RHS
LHS_false:
ret i1 %V
}
|
