aboutsummaryrefslogtreecommitdiff
path: root/llvm
AgeCommit message (Expand)AuthorFilesLines
2023-12-15Revert "[StackColoring] Delete dead stack slots (#75351)"revert-75351-usscPaul Kirth6-48/+32
2023-12-15[SystemZ] ABI support for single-element vector typesUlrich Weigand17-120/+195
2023-12-15[llvm-windres] Resolve the --preprocessor executable in $PATH (#75390)Martin Storsjö2-3/+30
2023-12-15[llvm-windres] Pass user preprocessor arguments before the input filename (#7...Martin Storsjö3-4/+4
2023-12-15[Instrumentation][X86] Limit setting large section flag to medium/large code ...Arthur Eubanks8-39/+138
2023-12-15[llvm-exegesis] Validate that address annotations are aligned (#75554)Aiden Grossman5-0/+75
2023-12-15[VPlan] Remove stale comment from optimizeInductions (NFC).Florian Hahn1-2/+1
2023-12-15[SLP] Fix OOB GEP index access for a no-op GEPReid Kleckner1-1/+3
2023-12-15[RISCV] Prefer whole register loads and stores when VL=VLMAX (#75531)Philip Reames7-90/+171
2023-12-15[llvm] Remove no-op ptr-to-ptr casts (NFC)Youngsuk Kim3-14/+3
2023-12-15[RISCV Add some vsetvli insertion test cases with vmv.s.x+reduction. NFC (#75...Craig Topper1-0/+35
2023-12-15[AArch64] Put legal action first for G_ATOMIC_CMPXCHG (#74613)Thomas Preud'homme1-4/+4
2023-12-15[gn build] Port f7407411a1daLLVM GN Syncbot1-0/+1
2023-12-15[IR] Fix UB on Op<2> in ShuffleVector predicates (#75549)Reid Kleckner1-8/+1
2023-12-15[AMDGPU] GFX12: select @llvm.prefetch intrinsic (#74576)Mariusz Sikora8-0/+372
2023-12-15[AMDGPU] - Add address space for strided buffers (#74471)Jessica Del64-114/+240
2023-12-15[CodeGenPrepare] Remove unused TypePromotionTransaction::moveBefore to fix gc...Simon Pilgrim1-11/+0
2023-12-15[Object] Drop unnecessary const qualifier to fix gcc Wignored-qualifiers warn...Simon Pilgrim1-1/+1
2023-12-15[AMDGPU] CodeGen for GFX12 VFLAT, VSCRATCH and VGLOBAL instructions (#75493)Mirko Brkušanin57-373/+13866
2023-12-15[VPlan] Remove unneeded getNumUsers calls in replaceAllUsesWith (NFC).Florian Hahn1-5/+12
2023-12-15[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)Mirko Brkušanin61-4601/+16712
2023-12-15[X86][AVX10] Allow 64-bit mask register used without EVEX512 (#75571)Phoebe Wang1-6/+0
2023-12-15[AMDGPU] Fix -Wunused-variable in SIInsertWaitcnts.cpp (NFC)Jie Fu1-2/+2
2023-12-15[SystemZ] Support i128 as legal type in VRs (#74625)Ulrich Weigand63-753/+4803
2023-12-15[AMDGPU] CodeGen for GFX12 VIMAGE and VSAMPLE instructions (#75488)Mirko Brkušanin57-72/+13333
2023-12-15[AMDGPU][SIInsertWaitcnts] Do not add s_waitcnt when the counters are known t...Pierre van Houtryve64-10906/+955
2023-12-15AMDGPU: refactor phi lowering from SILowerI1Copies (NFCI) (#75349)Petar Avramovic2-150/+266
2023-12-15[AMDGPU] CodeGen for SMEM instructions (#75579)Mirko Brkušanin30-667/+10826
2023-12-15[AArch64][GlobalISel] Look into array's element (#74109)chuongg32-6/+13
2023-12-15[symbolizer] Support symbol+offset lookup (#75067)Serge Pavlov8-34/+101
2023-12-15[AMDGPU] Update permlane test for GFX12 (#75572)Mariusz Sikora2-0/+553
2023-12-15[AMDGPU] Update s_get_barrier_state tests (#75575)Mariusz Sikora1-0/+9
2023-12-15[ValueTracking] isNonEqual Pointers with with a recursive GEP (#70459)bipmis4-4/+661
2023-12-15[StackColoring] Delete dead stack slots (#75351)mohammed-nurulhoque6-32/+48
2023-12-15[CodeGen] Use `MachinePassKey` for machine passes (#75567)paperchalice3-6/+22
2023-12-15[AMDGPU] Add pseudo scalar trans instructions for GFX12 (#75204)Mirko Brkušanin18-26/+2496
2023-12-15[AMDGPU] Pre-commit test for #75573. NFCCarl Ritson1-0/+228
2023-12-15[AMDGPU][GFX12] Add new v_permlane16 variants (#75475)Mariusz Sikora15-5/+1379
2023-12-15[CodeGen][NewPM] Add necessary codegen options (#70904)paperchalice2-0/+21
2023-12-15[ValueTracking] Infer `X u<= X +nuw Y` for any Y (#75524)Yingwei Zheng2-4/+41
2023-12-15[InstCombine] Treat `lshr nneg` as `ashr` in `getBinOpsForFactorization` (#75...Yingwei Zheng2-3/+68
2023-12-15[X86][MC] Support Enc/Dec for EGPR for promoted MOVDIR instruction (#74713)XinWang1011-10/+98
2023-12-15[AMDGPU][MC] Add GFX12 SMEM encoding (#75215)Mirko Brkušanin10-14/+1644
2023-12-15[AMDGPU][SIInsertWaitcnts] Set initial state for VS_CNT in non-kernel functio...Pierre van Houtryve4-254/+110
2023-12-14[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74...Wang Yaduo113-389/+431
2023-12-14Revert "[RISCV] Support printing immediate of RISCV MCInst in hexadecimal for...Vitaly Buka113-431/+389
2023-12-14[CoverageMapping] Avoid use of pow() resulting in solaris build fail (#75559)Alan Phipps1-1/+1
2023-12-14[RISCV] Update relax-per-target-feature.ll to use hexadecimal constants. NFCCraig Topper1-6/+6
2023-12-15[AMDGPU][NFC] Check more autogenerated llc tests for COV5 (#75219)Saiyedul Islam24-1172/+1222
2023-12-15Reland "[Pass][CodeGen] Add some necessary passes for codegen" (#71783)paperchalice3-4/+51
generated by cgit v1.1 at 2024-09-07 08:47:22 +0000