aboutsummaryrefslogtreecommitdiff
path: root/llvm
AgeCommit message (Expand)AuthorFilesLines
2024-06-04[PPCMergeStringPool] Only replace constant once (#92996)Nikita Popov2-30/+27
2024-06-03Bump version to 18.1.7 (#93723)Tom Stellard2-2/+2
2024-05-17[GlobalOpt] Don't replace aliasee with alias that has weak linkage (#91483)DianQK2-0/+60
2024-05-17[Arm64EC] Correctly handle sret in entry thunks. (#92326)Eli Friedman2-15/+30
2024-05-17[Arm64EC] Improve alignment mangling in arm64ec thunks. (#90115)Eli Friedman3-11/+12
2024-05-17[RISCV] Add a unaligned-scalar-mem feature like we had in clang 17.Craig Topper8-5/+31
2024-05-16Update llvm/test/Transforms/InstCombine/bit_ceil.llTom Stellard1-2/+2
2024-05-16[InstCombine] Drop nuw flag when CtlzOp is a sub nuw (#91776)Yingwei Zheng2-2/+48
2024-05-15Revert "[SLP]Fix a crash if the argument of call was affected by minbitwidth ...Rose1-20/+1
2024-05-15[GlobalIsel][AArch64] fix out of range access in regbankselect (#92072)Thorsten Schütt2-1/+25
2024-05-15[SystemZ] Handle address clobbering in splitMove(). (#92105)Jonas Paulsson2-26/+65
2024-05-14[InstSimplify] Do not simplify freeze in `simplifyWithOpReplaced` (#91215)Yingwei Zheng4-3/+55
2024-05-14[X86][Driver] Do not add `-evex512` for `-march=native` when the target doesn...Phoebe Wang1-1/+2
2024-05-14[AArch64][SelectionDAG] Mask for SUBS with multiple users cannot be elided (#...Weihang Fan2-1/+24
2024-05-14[RISCV] Use 'riscv-isa' module flag to set ELF flags and attributes. (#85155)Craig Topper3-4/+58
2024-05-14[RISCV] Store RVC and TSO ELF flags explicitly in RISCVTargetStreamer. NFCI (...Craig Topper4-5/+14
2024-05-13[RISCV][lld] Set the type of TLSDESC relocation's referenced local symbol to ...Paul Kirth1-2/+0
2024-05-13[PPCMergeStringPool] Avoid replacing constant with instruction (#88846)Nikita Popov5-63/+87
2024-05-13[workflows] Add a job for requesting a release note on release branch PRs (#9...Tom Stellard1-0/+33
2024-05-10[llvm][lld] Pre-commit tests for RISCV TLSDESC symbolsPaul Kirth1-0/+24
2024-05-10[AArc64][GlobalISel] Fix legalizer assert for G_INSERT_VECTOR_ELTAmara Emerson2-1/+69
2024-05-09[InterleavedLoadCombine] Bail out on non-byte-sized vector element type (#90705)Nikita Popov2-0/+22
2024-05-09[AArch64][GISEL] Consider fcmp true and fcmp false in cond code selection (#8...Marc Auberer3-0/+115
2024-05-09[FunctionAttrs] Fix incorrect nonnull inference for non-inbounds GEP (#91180)Nikita Popov3-6/+26
2024-05-08[AMDGPU] Fix GFX12 encoding of s_wait_event export_ready (#89622)Jay Foad2-8/+4
2024-05-08[SelectionDAG] Mark frame index as "aliased" at argument copy elison (#89712)Björn Pettersson3-1/+48
2024-05-08[X86][FP16] Do not create VBROADCAST_LOAD for f16 without AVX2 (#91125)Phoebe Wang2-1/+41
2024-05-08[X86][EVEX512] Add `HasEVEX512` when `NoVLX` used for 512-bit patterns (#91106)Phoebe Wang3-22/+43
2024-05-08[AMDGPU] Enhance s_waitcnt insertion before barrier for gfx12 (#90595)David Stuttard4-1/+36
2024-05-08[CMake][Release] Enable CMAKE_POSITION_INDEPENDENT_CODE (#90139)Tom Stellard1-2/+1
2024-05-08Bump version to 18.1.6 (#91094)Tom Stellard2-2/+2
2024-05-01[RISCV][ISel] Fix types in `tryFoldSelectIntoOp` (#90659)Yingwei Zheng2-1/+20
2024-05-01[GlobalISel] Fix store merging incorrectly classifying an unknown index expr ...Amara Emerson4-34/+115
2024-05-01[X86] Enable EVEX512 when host CPU has AVX512 (#90479)Phoebe Wang1-1/+4
2024-05-01[GlobalISel] Don't form anyextending atomic loads.Amara Emerson5-59/+131
2024-04-30[AArch64] Remove invalid uabdl patterns. (#89272)David Green2-10/+48
2024-04-30[X86][EVEX512] Check hasEVEX512 for canExtendTo512DQ (#90390)Phoebe Wang2-3/+35
2024-04-30 [CGP] Drop poison-generating flags after hoisting (#90382)Yingwei Zheng3-0/+105
2024-04-29[IRCE] Skip icmp ptr in `InductiveRangeCheck::parseRangeCheckICmp` (#89967)Yingwei Zheng2-0/+36
2024-04-26[AMDGPU] Fix setting nontemporal in memory legalizer (#83815)Mirko Brkušanin5-5/+710
2024-04-25[DAGCombiner] Fix miscompile bug in combineShiftOfShiftedLogic (#89616)Björn Pettersson2-45/+22
2024-04-25[DAGCombiner] Pre-commit test case for miscompile bug in combineShiftOfShifte...Bjorn Pettersson1-0/+65
2024-04-24[GlobalISel] Fix fewerElementsVectorPhi to insert after G_PHIs (#87927)Dávid Ferenc Szabó2-3/+7
2024-04-24[X86] Fix miscompile in combineShiftRightArithmeticRose2-18/+21
2024-04-24[X86] Pre-commit tests (NFC)Rose1-0/+41
2024-04-23 [InstCombine] Fix unexpected overwriting in `foldSelectWithSRem` (#89539)Yingwei Zheng2-1/+18
2024-04-23ReleaseNote: Mention SpecialCaseList change (#89141)Fangrui Song1-0/+7
2024-04-23[X86] Always use 64-bit relocations in no-PIC large code model (#89101)Arthur Eubanks2-6/+5
2024-04-23Bump version to 18.1.5 (#89291)Tom Stellard2-2/+2
2024-04-16[MIPS] Fix the opcode of max.fmt and mina.fmt (#85609)Cinhi Young7-28/+28
generated by cgit v1.1 at 2024-11-03 16:22:53 +0000