aboutsummaryrefslogtreecommitdiff
path: root/llvm/test
AgeCommit message (Expand)AuthorFilesLines
2023-07-25AMDGPU: Correctly expand f64 sqrt intrinsicMatt Arsenault5-877/+5731
2023-07-25AMDGPU: Add more sqrt f64 lowering testsMatt Arsenault2-303/+2727
2023-07-25[RISCV] Remove zvk uimm constraints4vtomat4-13/+18
2023-07-25[SVE] Add vselect(mla/mls) patterns for cases where a multiplicand is used fo...Paul Walker2-124/+118
2023-07-25[JITLink][PowerPC] Pre-commit test for D155925. NFC.Kai Luo3-0/+67
2023-07-25[RISCV] Merge rv32/rv64 vector narrowing integer right shift intrinsic tests ...Jim Lin4-4592/+728
2023-07-25Revert "[LV] Re-use existing broadcast value for live-ins."Martin Storsjö18-584/+742
2023-07-25[RISCV] Match ext_vl+sra_vl/srl_vl+trunc_vector_vl to vnsra.wv/vnsrl.wvLiaoChunyu3-0/+208
2023-07-25[X86] Support -march=graniterapids-d and update -march=graniterapidsFreddy Ye1-0/+2
2023-07-25[AMDGPU] Allow vector access types in PromoteAllocaToVectorpvanhout2-6/+382
2023-07-25[AMDGPU] Use SSAUpdater in PromoteAllocapvanhout9-250/+277
2023-07-25test/.../print-dot-dom.ll: Avoid writing to cwd of test by creating/cding int...David Blaikie1-0/+3
2023-07-25[LoongArch] Implement isSExtCheaperThanZExtWANG Rui11-85/+78
2023-07-25[LoongArch] Add test case showing suboptimal codegen when zero extendingWANG Rui1-0/+17
2023-07-25[LoongArch] Support InlineAsm for LSX and LASXchenli4-0/+144
2023-07-24[llvm-objdump][test] Improve elf-aarch64-mapping-symbols.testFangrui Song1-15/+24
2023-07-25[PowerPC][AIX] Enable quadword atomics by default for AIXKai Luo3-287/+248
2023-07-24ConstantFolding: Constant fold denormal inputs to canonicalize for IEEEMatt Arsenault1-10/+243
2023-07-24[TextAPI] Remove TBD file attributes that aren't used anymore.Cyndy Ishida4-10/+0
2023-07-24[RISCV] Add lowering for scalar fmaximum/fminimum.Craig Topper4-20/+468
2023-07-24[RISCV] Adjust memcpy lowering test coverage w/VPhilip Reames1-618/+95
2023-07-24[RISCV] Add memcpy lowering test coverage with and without VPhilip Reames3-304/+3007
2023-07-24[llvm-objdump] [NFC] Add missing REQUIRES to arm64ec.yaml.Jacek Caban1-0/+2
2023-07-24Recognize ARM64EC binaries in COFFObjectFile::getMachine.Jacek Caban1-0/+88
2023-07-24[yaml2obj] Add support for load config section data.Jacek Caban2-1/+323
2023-07-24[SLP]Check scalars before trying scheduling.Alexey Bataev14-654/+657
2023-07-24RegisterCoaleser: Fix empty subrange verifier errorMatt Arsenault1-4/+72
2023-07-24RegisterCoalescer: Fix verifier error on redef of subregister for live out im...Matt Arsenault3-0/+305
2023-07-24AMDGPU: Implement combineRepeatedFPDivisorsMatt Arsenault1-738/+326
2023-07-24[NVPTX] Expand select_cc on bfloat16 typeYuanqiang Liu1-0/+15
2023-07-24[RISCV] Add CZERO_EQZ/CZERO_NEZ to ComputeNumSignBitsForTargetNode.Craig Topper1-15/+12
2023-07-24[RISCV] Add test case for D156082 to condops.llCraig Topper1-0/+137
2023-07-24[RISCV] Add CZERO_EQZ/CZERO_NEZ to computeKnownBitsForTargetNode.Craig Topper1-6/+3
2023-07-24[AMDGPU] Fix llvm.amdgcn.wave.reduce.umax/umin MIR testsPravin Jagtap2-60/+76
2023-07-24[X86] fpclamptosat.ll - add nounwind to get rid of cfi noiseSimon Pilgrim1-110/+54
2023-07-24[AArch64] Add vselect(fmin/fmax) SVE patternsDavid Green1-72/+60
2023-07-24[AArch64] Extra testing for vselect(fmin/max patterns. NFCDavid Green1-0/+396
2023-07-24[X86] combineConcatVectorOps - add concat(ctpop)/concat(ctlz)/concat(cttz) ha...Simon Pilgrim1-284/+158
2023-07-24[X86] Add some basic concat(ctpop)/concat(ctlz)/concat(cttz) widening testsSimon Pilgrim1-0/+1936
2023-07-24[OpenMP] Make the nested parallelism global hiddenJoseph Huber12-53/+53
2023-07-24[X86] combineConcatVectorOps - add basic concat(unpack(x,y),unpack(z,w)) -> u...Simon Pilgrim14-27735/+18000
2023-07-24[AArch64] NFC: Move fadda tests to separate file.Sander de Smalen4-194/+218
2023-07-24[AArch64][SME] NFC: Pass target feature on RUN line, instead of function attr...Sander de Smalen57-2162/+2647
2023-07-24[NVPTX] Fix lack of `.noreturn` on certain functions for aliasesJoseph Huber1-1/+15
2023-07-24[InstCombine] Transform bitwise (A >> C - 1, zext(icmp)) -> zext (bitwise(A <...XChy1-72/+42
2023-07-24[InstCombine] Add tests for bitwise (A >> C - 1, zext(icmp)) -> zext (bitwise...XChy1-0/+394
2023-07-24[LV] Re-use existing broadcast value for live-ins.Florian Hahn18-742/+584
2023-07-24[InstCombine] Add test for infinite combine loop (NFC)Nikita Popov1-0/+11
2023-07-24[X86] combineConcatVectorOps - add concat(psadbw(x,y),psadbw(z,w)) -> psadbw(...Simon Pilgrim1-39/+34
2023-07-24[X86] Add reduce_add(ctpop(x)) 'count all bits in a vector' testsSimon Pilgrim1-0/+1243
generated by cgit v1.1 at 2024-08-01 00:06:37 +0000