aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib
AgeCommit message (Expand)AuthorFilesLines
2023-07-25AMDGPU: Correctly expand f64 sqrt intrinsicMatt Arsenault5-4/+186
2023-07-25Attributor: Fix typoMatt Arsenault1-1/+1
2023-07-25[FuncSpec][NFC] Leave a comment for future improvements.Alexandros Lamprineas1-0/+3
2023-07-25[RISCV] Remove zvk uimm constraints4vtomat2-12/+3
2023-07-25[SVE] Add vselect(mla/mls) patterns for cases where a multiplicand is used fo...Paul Walker1-5/+10
2023-07-25[FuncSpec] Add Phi nodes to the InstCostVisitor.Alexandros Lamprineas1-6/+76
2023-07-25Revert rGfae7b98c221b5b28797f7b56b656b6b819d99f27 "[Support] Change SetVector...Simon Pilgrim1-29/+17
2023-07-25[AMDGPU] Remove unused variable 'CNI' in /AMDGPUMachineCFGStructurizer.cpp (NFC)Jie Fu1-3/+0
2023-07-25[Support] Change SetVector's default template parameter to SmallVector<*, 0>Fangrui Song1-17/+29
2023-07-25Revert "[LV] Re-use existing broadcast value for live-ins."Martin Storsjö1-3/+0
2023-07-25[DAGCombiner] Minor improvements to foldAndOrOfSETCC. NFCCraig Topper1-5/+4
2023-07-24[RISCV] Don't print a tab after mnemonics that don't have operands.Craig Topper1-1/+1
2023-07-25[RISCV] Match ext_vl+sra_vl/srl_vl+trunc_vector_vl to vnsra.wv/vnsrl.wvLiaoChunyu1-0/+28
2023-07-25[X86] Support -march=graniterapids-d and update -march=graniterapidsFreddy Ye3-5/+21
2023-07-25[AMDGPU] Allow vector access types in PromoteAllocaToVectorpvanhout1-26/+98
2023-07-25[AMDGPU] Use SSAUpdater in PromoteAllocapvanhout1-91/+293
2023-07-24[Support] Change MapVector's default template parameter to SmallVector<*, 0>Fangrui Song1-1/+3
2023-07-25[X86] Update features for sierraforest, grandridgeFreddy Ye2-2/+4
2023-07-25[RISCV] Add a common class for cm.push, cm.popret, cm.popretz and cm.pop.Jim Lin1-42/+16
2023-07-25[LoongArch] Implement isSExtCheaperThanZExtWANG Rui2-0/+5
2023-07-25[LoongArch] Support InlineAsm for LSX and LASXchenli2-1/+30
2023-07-25[PowerPC][AIX] Enable quadword atomics by default for AIXKai Luo1-10/+1
2023-07-24ConstantFolding: Constant fold denormal inputs to canonicalize for IEEEMatt Arsenault1-2/+1
2023-07-24[TextAPI] Remove TBD file attributes that aren't used anymore.Cyndy Ishida4-53/+9
2023-07-24[RISCV] Add lowering for scalar fmaximum/fminimum.Craig Topper5-0/+53
2023-07-24[TextAPI] Introduce SymbolSetCyndy Ishida4-41/+41
2023-07-24[yaml2obj] Add support for load config section data.Jacek Caban2-5/+106
2023-07-24[SLP] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off builds after D154891Fangrui Song1-3/+2
2023-07-24[SLP]Check scalars before trying scheduling.Alexey Bataev1-304/+361
2023-07-24RegisterCoaleser: Fix empty subrange verifier errorMatt Arsenault1-2/+9
2023-07-24RegisterCoalescer: Fix verifier error on redef of subregister for live out im...Matt Arsenault1-1/+1
2023-07-24[RISCV] Remove combineCmpOp and associated code. NFCICraig Topper1-225/+0
2023-07-24AMDGPU: Implement combineRepeatedFPDivisorsMatt Arsenault1-0/+6
2023-07-24[NVPTX] Expand select_cc on bfloat16 typeYuanqiang Liu1-2/+2
2023-07-24[ConstantFolding] Avoid use of ConstantExpr::getOr() (NFC)Nikita Popov1-1/+2
2023-07-24[InstCombine] Avoid uses of ConstantExpr::getOr()Nikita Popov2-14/+8
2023-07-24[RISCV] Add CZERO_EQZ/CZERO_NEZ to ComputeNumSignBitsForTargetNode.Craig Topper1-0/+5
2023-07-24[RISCV] Add CZERO_EQZ/CZERO_NEZ to computeKnownBitsForTargetNode.Craig Topper1-0/+7
2023-07-24[AArch64] Add vselect(fmin/fmax) SVE patternsDavid Green1-4/+8
2023-07-24[X86] combineConcatVectorOps - add concat(ctpop)/concat(ctlz)/concat(cttz) ha...Simon Pilgrim1-0/+11
2023-07-24[Remark] Overload `<<` for Remark, RemarkType and RemarkLocation.Zain Jaffal1-1/+27
2023-07-24[OpenMP] Make the nested parallelism global hiddenJoseph Huber1-4/+5
2023-07-24[LAA] Add assertion to check both Start and End are invariant (NFC).Florian Hahn1-0/+3
2023-07-24[llvm][nvptx] Add sm_90aGuray Ozen1-0/+3
2023-07-24[X86] combineConcatVectorOps - add basic concat(unpack(x,y),unpack(z,w)) -> u...Simon Pilgrim1-0/+18
2023-07-24[NVPTX] Fix lack of `.noreturn` on certain functions for aliasesJoseph Huber1-0/+2
2023-07-24[InstCombine] Transform bitwise (A >> C - 1, zext(icmp)) -> zext (bitwise(A <...XChy1-15/+28
2023-07-24[LV] Re-use existing broadcast value for live-ins.Florian Hahn1-0/+3
2023-07-24[X86] combineConcatVectorOps - add concat(psadbw(x,y),psadbw(z,w)) -> psadbw(...Simon Pilgrim1-2/+6
2023-07-24[Mips] Fix argument lowering for illegal vector types (PR63608)Nikita Popov1-12/+20