aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AArch64
AgeCommit message (Expand)AuthorFilesLines
2024-06-20[AArch64][TargetParser] Split FMV and extensions (#92882)Tomas Matheson3-159/+147
2024-06-19[AArch64] Avoid using NEON BSL for streaming[-compatible] functions (#95803)Sander de Smalen1-3/+5
2024-06-19[AArch64] Let patterns for NEON instructions check runtime mode. (#95560)Sander de Smalen4-33/+32
2024-06-19[NFC][AArch64] Organise extensions by archtecture version (#95898)Lucas Duarte Prates1-355/+419
2024-06-18[ARM64EC] Fix thunks for C++ methods returning structs. (#95876)Eli Friedman1-8/+17
2024-06-18[AArch64] Fix v4i8 loads in strict-align mode. (#95828)Eli Friedman1-0/+4
2024-06-18[GlobalISel] Allow more illegal vector types in params/returns. (#95514)David Green1-2/+1
2024-06-18[AArch64][SME] Remove unused ZA lazy-save (#81648)Matthew Devereau4-56/+138
2024-06-18[AArch64][TargetParser] move CPUInfo into tablegen [NFC] (#92145)Tomas Matheson1-64/+92
2024-06-18[AArch64][GISel] Translate legal SVE formal arguments and select COPY for SVE...Him1886-46/+66
2024-06-18[AArch64] Refactor redundant PTEST optimisations (NFC) (#87802)Momchil Velikov2-78/+96
2024-06-17[AArch64] Lower extending sitofp using tbl (#92528)Momchil Velikov1-2/+35
2024-06-17[AArch64] Refactor creation of a shuffle mask for TBL (NFC) (#92529)Momchil Velikov1-37/+47
2024-06-14[llvm][AArch64] Rearrange Apple CPUs by generation, not product class. NFC (#...Jon Roelofs1-16/+23
2024-06-14[llvm][AArch64] Support -mcpu=apple-m4 (#95478)Jon Roelofs2-2/+31
2024-06-14Revert " [AArch64][SME] Enable subreg liveness tracking when SME is available...Florian Mayer1-1/+0
2024-06-14[GlobalISel][AArch64] AArch64O0PreLegalizerCombiner: Disable fixed-point iter...Tobias Stadler1-0/+4
2024-06-14 [AArch64][SME] Enable subreg liveness tracking for AArch64 (#92142)Kerry McLaughlin1-0/+1
2024-06-14[AArch64] LowerAVG - fallback to default expansion (#95416)Simon Pilgrim1-44/+2
2024-06-14[ARM][AArch64] Bail out if CandidatesWithoutStackFixups is empty (#95410)Nikita Popov1-0/+2
2024-06-13[AArch64][SME] Save VG for unwind info when changing streaming-mode (#83301)Kerry McLaughlin6-13/+282
2024-06-13[AArch64][GISel] Assign G_LOAD defs into FPR if they feed FP instructions ind...Him1882-1/+27
2024-06-13DAG: Replace bitwidth with type in suffix in atomic tablegen ops (#94845)Matt Arsenault2-34/+34
2024-06-13[AArch64] Add support for Cortex-A725 and Cortex-X925 (#95214)Jonathan Thackray2-0/+32
2024-06-12[AArch64][SME] Disable outlining for functions with streaming-mode changes (#...Kerry McLaughlin1-0/+7
2024-06-12[ModuloSchedule][AArch64] Implement modulo variable expansion for pipelining ...Yuta Mukai1-44/+350
2024-06-11Apply the `AdjustICmpImmAndPred` optimization when it results in a one-instru...Owen Anderson1-4/+17
2024-06-11[CodeGen][NewPM] Split `MachineDominatorTree` into a concrete analysis result...paperchalice5-16/+19
2024-06-11[AArch64] Disable red-zone when lowering Q-reg copy through memory. (#94962)Sander de Smalen1-1/+9
2024-06-11[AArch64] Fix gcc "enumeral and non-enumeral type" warningMikael Holmen1-1/+1
2024-06-11[PAC][AArch64] Lower ptrauth constants in data (#94240)Daniil Kovalev1-0/+48
2024-06-10[clang] Reland Add tanf16 builtin and support for tan constrained intrinsic ...Farzon Lotfi1-8/+8
2024-06-10[AArch64] Push mul into extend operands (#94960)David Green1-36/+44
2024-06-10[AArch64] set A14/M1 architecture version to v8.4-a (#92600)Tomas Matheson1-4/+5
2024-06-07[AArch64][LoopIdiom] Generalize AArch64LoopIdiomTransform into LoopIdiomVecto...Min-Yih Hsu7-885/+3
2024-06-07[AArch64] Add patterns for fadd(uzp1(x,y), uzp2(x, y)) -> faddp.David Green1-0/+11
2024-06-07[AArch64] Add patterns for add(uzp1(x,y), uzp2(x, y)) -> addp.David Green1-0/+14
2024-06-07[arm64] Add tan intrinsic lowering (#94545)Farzon Lotfi3-35/+42
2024-06-06[AArch64] Add support for Qualcomm Oryon processor (#91022)Wei Zhao4-0/+1701
2024-06-06[AArch64] Override isLSRCostLess, take number of instructions into account (#...Graham Hunter2-0/+22
2024-06-06[AArch64][SME] Add calling convention for __arm_get_current_vg (#93963)Kerry McLaughlin2-5/+36
2024-06-05Revert "Test commit"Daniel Sanders1-1/+0
2024-06-05Test commitDaniel Sanders1-0/+1
2024-06-04[AArch64] Enable CmpBcc fusion for Neoverse-v2 (#90608)Elvina Yakubova1-0/+1
2024-06-04[AArch64LoopIdiomTransform] Simplify GEP construction (NFC)Nikita Popov1-12/+8
2024-06-04[AArch64] Sink llvm.vscale.i32 into blocks for better isel (#93465)Fangcao Wang1-1/+9
2024-06-04Reland "[NewPM][CodeGen] Port selection dag isel to new pass manager" (#94149)paperchalice3-8/+15
2024-06-03[ARM64EC] Warn on using disallowed registers in assembly src. (#93618)Namish Kukreja1-0/+27
2024-06-03[AArch64] Support preserve_none calling convention (#91046)antangelo5-3/+74
2024-06-03[ARM] Avoid reference into modified vector (#93965)Nikita Popov1-5/+6
generated by cgit v1.1 at 2024-10-18 19:38:27 +0000