aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-05-29Revert "[Support] Remove terminfo dependency (#92865)"revert-92865-remove-nonhermetic-terminfoMichael Buch26-12/+218
2024-05-29[PowerPC] option `-msoft-float` should not block the PC-relative address inst...zhijian lin5-62/+104
2024-05-29[CGBuiltin] Explicitly use inbounds GEP (NFCI)Nikita Popov1-4/+4
2024-05-29[lldb][NFC] Pass Stream& to ToXML methods in RegisterFlagsDavid Spickett2-5/+5
2024-05-29[mlir][arith] Add neutral element support to arith.maxnumf/arith.minnumf (#93...donald chen2-0/+106
2024-05-29[AArch64][GlobalISel] Push ADD/SUB through Extend Instructions (#90964)chuongg37-483/+494
2024-05-29[WasmEHPrepare] Explicitly create inbounds GEP (NFCI)Nikita Popov1-6/+5
2024-05-29[AArch64][TargetParser] Move ExtensionDependencies into tablegen [NFC] (#93614)Alexandros Lamprineas3-55/+20
2024-05-29[AMDGPU] Fix filecheck annotation typosJay Foad7-17/+17
2024-05-29[DFSan] Directly create gep inbounds for arg origin tls (NFCI)Nikita Popov1-2/+2
2024-05-29[OpenMP] Fix multiply installing `libomp.so` (#93685)Joseph Huber1-0/+1
2024-05-29[RISCV][test] Add missing check-prefix to a test (NFC) (#93683)Sergei Barannikov1-4/+6
2024-05-29[AArch64][NFC] Pre-commit test for Push ADD/SUB through {S|Z}EXT (#90964)Tuan Chuong Goh2-390/+1514
2024-05-29[WPD] Directly create geteleementptr inbounds (NFCI)Nikita Popov1-1/+1
2024-05-29[GISel] Legalize bitreverse with types smaller than 8 bits (#92998)Yingwei Zheng4-22/+828
2024-05-29[AMDGPU] Reduce use of continue in SIWholeQuadMode. NFC. (#93659)Jay Foad1-56/+36
2024-05-29[LTT] Directly create inbounds gep (NFCI)Nikita Popov1-1/+1
2024-05-29[AArch64] Add patterns for conversions using fixed-point scvtf (#92922)Momchil Velikov3-1/+130
2024-05-29[clang][OpenMP] Remove unused include of UniqueVector.h, NFCKrzysztof Parzyszek1-1/+0
2024-05-29[InferAddressSpaces] Generate test checks (NFC)Nikita Popov2-73/+105
2024-05-29[InstSimplify] Generate test checks (NFC)Nikita Popov2-36/+56
2024-05-29 [AArch64][GlobalISel] Combine MUL(AND(LSHR(X, 15), 0x10001), 0xffff) to CMLT...chuongg33-90/+90
2024-05-29[Reassociate] Update test after recent changeNikita Popov1-4/+3
2024-05-29Reland "[gn] port 088aa81a5454 (LLVM_HAS_LOGF128)""Nico Weber2-0/+2
2024-05-29[CodeGen][X86] Use TargetLowering for TypeInfo of PointerTy (#93469)Jan Patrick Lehr2-1/+37
2024-05-29[AArch64][NFC] Pre-commit Test for Combine MUL(AND(LSHR)) to CMLTz (#92915)Tuan Chuong Goh1-30/+105
2024-05-29[lldb/DWARF] Refactor DWARFDIE::Get{Decl,TypeLookup}Context (#93291)Pavel Labath4-93/+184
2024-05-29[AArch64][GlobalISel] Select TBL/TBX Intrinsics (#92914)chuongg32-349/+1069
2024-05-29[X86][CodeGen] Disable NDD2NonNDD compression for CFCMOVShengchen Kan3-1/+29
2024-05-29[gn build] Port 04f01a2b9cedNico Weber1-1/+2
2024-05-29[RISCV] Don't recompute getDemanded in RISCVInsertVSETVLI::needVSETVLI. NFCLuke Lau1-9/+6
2024-05-29[mlir][linalg] Add linalg.conv_2d_ngchw_gfchw_q to named ops (#92136)zjgarvey4-0/+219
2024-05-29[SPIR-V] Implement correct zeroinitializer for extension types in SPIR-V Back...Vyacheslav Levytskyy3-11/+44
2024-05-29[SPIR-V] Introduce support of llvm.ptr.annotation to SPIR-V Backend and imple...Vyacheslav Levytskyy11-0/+379
2024-05-29[SPIR-V] Ensure that internal intrinsic functions are inserted at the correct...Vyacheslav Levytskyy2-11/+71
2024-05-29[AArch64][SME] Add intrinsics for vector groups ZERO (#93201)Lukacma5-9/+391
2024-05-29[SME] Add intrinsics for FCVT(wid.) and FCVTL (#93202)Lukacma7-2/+113
2024-05-29[lldb][Test] Remove some xfails for AArch64 LinuxDavid Spickett2-4/+3
2024-05-29[DAGCombine] Transform `shl X, cttz(Y)` to `mul (Y & -Y), X` if cttz is unsup...Yingwei Zheng2-0/+819
2024-05-29DAG: Preserve flags when expanding fminimum/fmaximum (#93550)Matt Arsenault2-9/+10
2024-05-29[AArch64][NFC] Pre-commit test update for Select TBL/TBX instructions (#92914)Tuan Chuong Goh1-1/+27
2024-05-29Reapply [InstCombine] lshr (mul (X, 2^N + 1)), N -> add (X, lshr(X, N)) (#92907)AtariDreams3-10/+318
2024-05-29[Reassociate] Drop weight reduction to fix issue 91417 (#91469)Yingwei Zheng2-173/+126
2024-05-29[lldb][Test][Windows] Fix flaky address range API testsDavid Spickett1-2/+0
2024-05-29[Inline] Clone return range attribute on the callsite into inlined call (#92666)Andreas Jonson3-4/+88
2024-05-29[flang][OpenMP] Fix bug in emitting `dealloc` logic (#93641)Kareem Ergawy2-1/+29
2024-05-29[AArch64][SME] Add intrinsics for multi-vector BFCLAMP (#93532)Lukacma6-6/+120
2024-05-29[AMDGPU][test] Fix the wrong triples in lower-work-group-id-intrinsics-{hsa,p...Lu Weining2-147/+88
2024-05-29[mlir][EmitC] Fix evaluation order of expressions (#93549)Simon Camphausen2-4/+25
2024-05-29[AMDGPU] Reserved private memory register during PEI (#93536)Pankaj Dwivedi2-0/+4