aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll')
-rw-r--r--llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll b/llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll
index 0782018..219a5aa 100644
--- a/llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll
+++ b/llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll
@@ -9,7 +9,7 @@ define signext i32 @addw(i32 signext %s, i32 signext %n, i32 signext %k) nounwin
; CHECK-NEXT: not a2, a0
; CHECK-NEXT: addi a3, a0, 1
; CHECK-NEXT: add a2, a2, a1
-; CHECK-NEXT: subw a1, a1, a0
+; CHECK-NEXT: sub a1, a1, a0
; CHECK-NEXT: addi a1, a1, -2
; CHECK-NEXT: mul a3, a2, a3
; CHECK-NEXT: slli a1, a1, 32
@@ -53,7 +53,7 @@ define signext i32 @subw(i32 signext %s, i32 signext %n, i32 signext %k) nounwin
; CHECK-NEXT: bge a0, a1, .LBB1_2
; CHECK-NEXT: # %bb.1: # %for.body.preheader
; CHECK-NEXT: not a2, a0
-; CHECK-NEXT: subw a3, a1, a0
+; CHECK-NEXT: sub a3, a1, a0
; CHECK-NEXT: add a1, a2, a1
; CHECK-NEXT: addi a3, a3, -2
; CHECK-NEXT: mul a2, a1, a2
@@ -61,7 +61,7 @@ define signext i32 @subw(i32 signext %s, i32 signext %n, i32 signext %k) nounwin
; CHECK-NEXT: slli a1, a1, 32
; CHECK-NEXT: mulhu a1, a1, a3
; CHECK-NEXT: srli a1, a1, 1
-; CHECK-NEXT: subw a0, a2, a0
+; CHECK-NEXT: sub a0, a2, a0
; CHECK-NEXT: subw a0, a0, a1
; CHECK-NEXT: ret
; CHECK-NEXT: .LBB1_2: