diff options
-rw-r--r-- | llvm/test/Transforms/LICM/call-hoisting.ll | 247 |
1 files changed, 191 insertions, 56 deletions
diff --git a/llvm/test/Transforms/LICM/call-hoisting.ll b/llvm/test/Transforms/LICM/call-hoisting.ll index e6d2e42..907f134 100644 --- a/llvm/test/Transforms/LICM/call-hoisting.ll +++ b/llvm/test/Transforms/LICM/call-hoisting.ll @@ -1,13 +1,24 @@ +; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5 ; RUN: opt -S -passes=licm %s | FileCheck %s ; RUN: opt -aa-pipeline=basic-aa -passes='require<aa>,require<target-ir>,require<scalar-evolution>,require<opt-remark-emit>,loop-mssa(licm)' < %s -S | FileCheck %s declare i32 @load(ptr %p) argmemonly readonly nounwind define void @test_load(ptr noalias %loc, ptr noalias %sink) { -; CHECK-LABEL: @test_load -; CHECK-LABEL: entry: -; CHECK: call i32 @load -; CHECK-LABEL: loop: +; CHECK-LABEL: define void @test_load( +; CHECK-SAME: ptr noalias [[LOC:%.*]], ptr noalias [[SINK:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: [[RET:%.*]] = call i32 @load(ptr [[LOC]]) +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: store volatile i32 [[RET]], ptr [[SINK]], align 4 +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -30,15 +41,26 @@ declare i32 @spec(ptr %p, ptr %q) readonly argmemonly nounwind speculatable ; However, we need not strip the nonnull attribute since it just propagates ; poison if the parameter was indeed null. define void @test_strip_attribute(ptr noalias %loc, ptr noalias %sink, ptr %q) { -; CHECK-LABEL: @test_strip_attribute( -; CHECK-NEXT: entry: -; CHECK-NEXT: [[RET:%.*]] = call i32 @load(ptr [[LOC:%.*]]) -; CHECK-NEXT: [[NULLCHK:%.*]] = icmp eq ptr [[Q:%.*]], null +; CHECK-LABEL: define void @test_strip_attribute( +; CHECK-SAME: ptr noalias [[LOC:%.*]], ptr noalias [[SINK:%.*]], ptr [[Q:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: [[RET:%.*]] = call i32 @load(ptr [[LOC]]) +; CHECK-NEXT: [[NULLCHK:%.*]] = icmp eq ptr [[Q]], null ; CHECK-NEXT: [[RET2:%.*]] = call i32 @spec(ptr nonnull [[Q]], ptr [[LOC]]) -; CHECK-NEXT: br label [[LOOP:%.*]] -; CHECK: loop: -; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, [[ENTRY:%.*]] ], [ [[IV_NEXT:%.*]], [[ISNULL:%.*]] ] -; CHECK-NEXT: br i1 [[NULLCHK]], label [[ISNULL]], label [[NONNULLBB:%.*]] +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[ISNULL:.*]] ] +; CHECK-NEXT: br i1 [[NULLCHK]], label %[[ISNULL]], label %[[NONNULLBB:.*]] +; CHECK: [[NONNULLBB]]: +; CHECK-NEXT: br label %[[ISNULL]] +; CHECK: [[ISNULL]]: +; CHECK-NEXT: store volatile i32 [[RET]], ptr [[SINK]], align 4 +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -65,10 +87,19 @@ exit: declare void @store(i32 %val, ptr %p) argmemonly writeonly nounwind define void @test(ptr %loc) { -; CHECK-LABEL: @test -; CHECK-LABEL: loop: -; CHECK: call void @store -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @test( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: call void @store(i32 0, ptr [[LOC]]) +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -84,10 +115,23 @@ exit: } define void @test_multiexit(ptr %loc, i1 %earlycnd) { -; CHECK-LABEL: @test_multiexit -; CHECK-LABEL: loop: -; CHECK: call void @store -; CHECK-LABEL: backedge: +; CHECK-LABEL: define void @test_multiexit( +; CHECK-SAME: ptr [[LOC:%.*]], i1 [[EARLYCND:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[BACKEDGE:.*]] ] +; CHECK-NEXT: call void @store(i32 0, ptr [[LOC]]) +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: br i1 [[EARLYCND]], label %[[EXIT1:.*]], label %[[BACKEDGE]] +; CHECK: [[BACKEDGE]]: +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT2:.*]] +; CHECK: [[EXIT1]]: +; CHECK-NEXT: ret void +; CHECK: [[EXIT2]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -108,10 +152,19 @@ exit2: } define void @neg_lv_value(ptr %loc) { -; CHECK-LABEL: @neg_lv_value -; CHECK-LABEL: loop: -; CHECK: call void @store -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @neg_lv_value( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: call void @store(i32 [[IV]], ptr [[LOC]]) +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -127,10 +180,20 @@ exit: } define void @neg_lv_addr(ptr %loc) { -; CHECK-LABEL: @neg_lv_addr -; CHECK-LABEL: loop: -; CHECK: call void @store -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @neg_lv_addr( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: [[P:%.*]] = getelementptr i32, ptr [[LOC]], i32 [[IV]] +; CHECK-NEXT: call void @store(i32 0, ptr [[P]]) +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -147,10 +210,20 @@ exit: } define void @neg_mod(ptr %loc) { -; CHECK-LABEL: @neg_mod -; CHECK-LABEL: loop: -; CHECK: call void @store -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @neg_mod( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: call void @store(i32 0, ptr [[LOC]]) +; CHECK-NEXT: store i32 [[IV]], ptr [[LOC]], align 4 +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -167,10 +240,25 @@ exit: } define void @neg_ref(ptr %loc) { -; CHECK-LABEL: @neg_ref -; CHECK-LABEL: loop: -; CHECK: call void @store -; CHECK-LABEL: exit1: +; CHECK-LABEL: define void @neg_ref( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[BACKEDGE:.*]] ] +; CHECK-NEXT: call void @store(i32 0, ptr [[LOC]]) +; CHECK-NEXT: [[V:%.*]] = load i32, ptr [[LOC]], align 4 +; CHECK-NEXT: [[EARLYCND:%.*]] = icmp eq i32 [[V]], 198 +; CHECK-NEXT: br i1 [[EARLYCND]], label %[[EXIT1:.*]], label %[[BACKEDGE]] +; CHECK: [[BACKEDGE]]: +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT2:.*]] +; CHECK: [[EXIT1]]: +; CHECK-NEXT: ret void +; CHECK: [[EXIT2]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -195,10 +283,20 @@ exit2: declare void @modref() define void @neg_modref(ptr %loc) { -; CHECK-LABEL: @neg_modref -; CHECK-LABEL: loop: -; CHECK: call void @store -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @neg_modref( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: call void @store(i32 0, ptr [[LOC]]) +; CHECK-NEXT: call void @modref() +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -215,10 +313,20 @@ exit: } define void @neg_fence(ptr %loc) { -; CHECK-LABEL: @neg_fence -; CHECK-LABEL: loop: -; CHECK: call void @store -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @neg_fence( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: call void @store(i32 0, ptr [[LOC]]) +; CHECK-NEXT: fence seq_cst +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -239,10 +347,19 @@ declare void @not_argmemonly(i32 %v, ptr %p) writeonly nounwind declare void @not_writeonly(i32 %v, ptr %p) argmemonly nounwind define void @neg_not_nounwind(ptr %loc) { -; CHECK-LABEL: @neg_not_nounwind -; CHECK-LABEL: loop: -; CHECK: call void @not_nounwind -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @neg_not_nounwind( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: call void @not_nounwind(i32 0, ptr [[LOC]]) +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -258,10 +375,19 @@ exit: } define void @neg_not_argmemonly(ptr %loc) { -; CHECK-LABEL: @neg_not_argmemonly -; CHECK-LABEL: loop: -; CHECK: call void @not_argmemonly -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @neg_not_argmemonly( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: call void @not_argmemonly(i32 0, ptr [[LOC]]) +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop @@ -277,10 +403,19 @@ exit: } define void @neg_not_writeonly(ptr %loc) { -; CHECK-LABEL: @neg_not_writeonly -; CHECK-LABEL: loop: -; CHECK: call void @not_writeonly -; CHECK-LABEL: exit: +; CHECK-LABEL: define void @neg_not_writeonly( +; CHECK-SAME: ptr [[LOC:%.*]]) { +; CHECK-NEXT: [[ENTRY:.*]]: +; CHECK-NEXT: br label %[[LOOP:.*]] +; CHECK: [[LOOP]]: +; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP]] ] +; CHECK-NEXT: call void @not_writeonly(i32 0, ptr [[LOC]]) +; CHECK-NEXT: [[IV_NEXT]] = add i32 [[IV]], 1 +; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[IV]], 200 +; CHECK-NEXT: br i1 [[CMP]], label %[[LOOP]], label %[[EXIT:.*]] +; CHECK: [[EXIT]]: +; CHECK-NEXT: ret void +; entry: br label %loop |