aboutsummaryrefslogtreecommitdiff
path: root/mlir/lib/Bindings/Python/IRModule.h
diff options
context:
space:
mode:
authorPravin Jagtap <Pravin.Jagtap@amd.com>2023-07-24 00:05:42 -0400
committerPravin Jagtap <Pravin.Jagtap@amd.com>2023-07-24 00:06:00 -0400
commitc48ed93cf8c9db04ce72acf669dce396cc68672a (patch)
treedae58b91c2390c2f77b19c0221e57bd6db93ba71 /mlir/lib/Bindings/Python/IRModule.h
parent49f3435286418c99dd4080fa427809ad72892127 (diff)
downloadllvm-c48ed93cf8c9db04ce72acf669dce396cc68672a.zip
llvm-c48ed93cf8c9db04ce72acf669dce396cc68672a.tar.gz
llvm-c48ed93cf8c9db04ce72acf669dce396cc68672a.tar.bz2
[AMDGPU] Add llvm.amdgcn.wave.reduce.umin/umax Intrinsic.
When input to intrinsic is uniform value, reduced value is same as input whereas if input value is divergent we need to iterate over all active lanes of WaveFront to perform the reduction. The control flow for a `loop` has been set up, which iterates over `only` active lanes to perform reduction. Introduced WAVE_REDUCE_UMIN_PSEUDO_U32 and WAVE_REDUCE_UMAX_PSEUDO_U32 Pseudos which are lowered Post-ISel (in `EmitInstrWithCustomInserter `). Reviewed By: arsenm, #amdgpu Differential Revision: https://reviews.llvm.org/D154858
Diffstat (limited to 'mlir/lib/Bindings/Python/IRModule.h')
0 files changed, 0 insertions, 0 deletions