aboutsummaryrefslogtreecommitdiff
path: root/llvm/utils/TableGen/X86DisassemblerTables.cpp
diff options
context:
space:
mode:
authorFreddy Ye <freddy.ye@intel.com>2023-10-15 19:12:53 -0700
committerGitHub <noreply@github.com>2023-10-16 10:12:53 +0800
commit819ac45d1c1b7a2d784b2606c84de46ce714f278 (patch)
tree72851a651dade70a2f5be0c7c7934e3c5dbbade2 /llvm/utils/TableGen/X86DisassemblerTables.cpp
parent993e839480449de63aefb1a1ae9142eefed5e7a6 (diff)
downloadllvm-819ac45d1c1b7a2d784b2606c84de46ce714f278.zip
llvm-819ac45d1c1b7a2d784b2606c84de46ce714f278.tar.gz
llvm-819ac45d1c1b7a2d784b2606c84de46ce714f278.tar.bz2
[X86] Add USER_MSR instructions. (#68944)
For more details about this instruction, please refer to the latest ISE document: https://www.intel.com/content/www/us/en/develop/download/intel-architecture-instruction-set-extensions-programming-reference.html
Diffstat (limited to 'llvm/utils/TableGen/X86DisassemblerTables.cpp')
-rw-r--r--llvm/utils/TableGen/X86DisassemblerTables.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/utils/TableGen/X86DisassemblerTables.cpp b/llvm/utils/TableGen/X86DisassemblerTables.cpp
index 708c92a..ba51bf4 100644
--- a/llvm/utils/TableGen/X86DisassemblerTables.cpp
+++ b/llvm/utils/TableGen/X86DisassemblerTables.cpp
@@ -982,6 +982,7 @@ void DisassemblerTables::emitContextDecisions(raw_ostream &o1, raw_ostream &o2,
emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[7], THREEDNOW_MAP_STR);
emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[8], MAP5_STR);
emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[9], MAP6_STR);
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[10], MAP7_STR);
}
void DisassemblerTables::emit(raw_ostream &o) const {