diff options
| author | Craig Topper <craig.topper@sifive.com> | 2023-03-27 17:29:28 -0700 |
|---|---|---|
| committer | Craig Topper <craig.topper@sifive.com> | 2023-03-27 17:29:28 -0700 |
| commit | 7b0c41841eb7e1c2f56384c421918ff3fb2d9058 (patch) | |
| tree | c850844b3a96d867ed437caab6ff6f077bc9c013 /llvm/unittests/ExecutionEngine/Orc/ExecutionSessionWrapperFunctionCallsTest.cpp | |
| parent | b0f02cee2b5b9a767705db9b9aa0663b49742c4e (diff) | |
| download | llvm-7b0c41841eb7e1c2f56384c421918ff3fb2d9058.zip llvm-7b0c41841eb7e1c2f56384c421918ff3fb2d9058.tar.gz llvm-7b0c41841eb7e1c2f56384c421918ff3fb2d9058.tar.bz2 | |
[RISCV] Move compressible registers to the beginning of the FP allocation order.
We don't have very many compressible FP instructions, just load and store.
These instruction require the FP register to be f8-f15.
This patch changes the FP allocation order to prioritize f10-f15 first.
These are also the FP argument registers. So I allocated them in reverse
order starting at f15 to avoid taking the first argument registers.
This appears to match gcc allocation order.
Reviewed By: asb
Differential Revision: https://reviews.llvm.org/D146488
Diffstat (limited to 'llvm/unittests/ExecutionEngine/Orc/ExecutionSessionWrapperFunctionCallsTest.cpp')
0 files changed, 0 insertions, 0 deletions