aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/TargetOptionsImpl.cpp
diff options
context:
space:
mode:
authorhev <wangrui@loongson.cn>2024-06-07 15:39:05 +0800
committerGitHub <noreply@github.com>2024-06-07 15:39:05 +0800
commit240512c43234f58b3924cd90fe0781445d97e98d (patch)
tree8ce402f40d1ed540f36ab911f694159ae07f8f14 /llvm/lib/CodeGen/TargetOptionsImpl.cpp
parentd224a034a20016272a3257f7081d02f90eb9cc78 (diff)
downloadllvm-240512c43234f58b3924cd90fe0781445d97e98d.zip
llvm-240512c43234f58b3924cd90fe0781445d97e98d.tar.gz
llvm-240512c43234f58b3924cd90fe0781445d97e98d.tar.bz2
[LoongArch] Add a pass to rewrite rd to r0 for non-computational instrs whose return values are unused (#94590)
This patch adds a peephole pass `LoongArchDeadRegisterDefinitions`. It rewrites `rd` to `r0` when `rd` is marked as dead. It may improve the register allocation and reduce pipeline hazards on CPUs without register renaming and OOO.
Diffstat (limited to 'llvm/lib/CodeGen/TargetOptionsImpl.cpp')
0 files changed, 0 insertions, 0 deletions