aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Bitcode/Writer/BitcodeWriter.cpp
diff options
context:
space:
mode:
authorRicardo Jesus <rjj@nvidia.com>2025-07-07 11:14:26 +0100
committerGitHub <noreply@github.com>2025-07-07 11:14:26 +0100
commit84e54515bc4e9dd4938121f4df7cc27bb89a0a43 (patch)
treeb7ffbceb39e8cce3042106c7d7a9e8e547ce869b /llvm/lib/Bitcode/Writer/BitcodeWriter.cpp
parente2aa8781e18a0091146f652935896fb6fb1963f7 (diff)
downloadllvm-84e54515bc4e9dd4938121f4df7cc27bb89a0a43.zip
llvm-84e54515bc4e9dd4938121f4df7cc27bb89a0a43.tar.gz
llvm-84e54515bc4e9dd4938121f4df7cc27bb89a0a43.tar.bz2
[AArch64] Add support for -mcpu=gb10. (#146515)
This patch adds support for -mcpu=gb10 (NVIDIA GB10). This is a big.LITTLE cluster of Cortex-X925 and Cortex-A725 cores. The appropriate MIDR numbers are added to detect them in -mcpu=native. We did not add an -mcpu=cortex-x925.cortex-a725 option because GB10 does include the crypto instructions which we want on by default, and the current convention is to not enable such extensions for Arm Cortex cores in -mcpu where they are optional in the IP. Relevant GCC patch: https://gcc.gnu.org/pipermail/gcc-patches/2025-June/687005.html
Diffstat (limited to 'llvm/lib/Bitcode/Writer/BitcodeWriter.cpp')
0 files changed, 0 insertions, 0 deletions