diff options
| author | Jonathan Thackray <jonathan.thackray@arm.com> | 2025-04-28 15:31:44 +0100 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2025-04-28 15:31:44 +0100 |
| commit | ba420d8122239592a1fb7ad6efd2c186aecfdef5 (patch) | |
| tree | 63d284fce5e13f56135319bc06581d4ceced82d7 /llvm/lib/Bitcode/Reader/BitcodeReader.cpp | |
| parent | 064f9d03f23597495953f080d9aee415b0aab2e7 (diff) | |
| download | llvm-ba420d8122239592a1fb7ad6efd2c186aecfdef5.zip llvm-ba420d8122239592a1fb7ad6efd2c186aecfdef5.tar.gz llvm-ba420d8122239592a1fb7ad6efd2c186aecfdef5.tar.bz2 | |
[llvm] Add support for llvm IR atomicrmw fminimum/fmaximum instructions (#136759)
This patch adds support for LLVM IR atomicrmw `fmaximum` and `fminimum`
instructions.
These mirror the `llvm.maximum.*` and `llvm.minimum.*` instructions, but
are atomic and use IEEE754 2019 handling for NaNs, which is different to
`fmax` and `fmin`. See:
https://llvm.org/docs/LangRef.html#llvm-minimum-intrinsic
for more details.
Future changes will allow this LLVM IR to be lowered to specialised
assembler instructions on suitable targets, such as AArch64.
Diffstat (limited to 'llvm/lib/Bitcode/Reader/BitcodeReader.cpp')
| -rw-r--r-- | llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/llvm/lib/Bitcode/Reader/BitcodeReader.cpp b/llvm/lib/Bitcode/Reader/BitcodeReader.cpp index 1d7aa18..0e75c44 100644 --- a/llvm/lib/Bitcode/Reader/BitcodeReader.cpp +++ b/llvm/lib/Bitcode/Reader/BitcodeReader.cpp @@ -1356,6 +1356,10 @@ static AtomicRMWInst::BinOp getDecodedRMWOperation(unsigned Val) { case bitc::RMW_FSUB: return AtomicRMWInst::FSub; case bitc::RMW_FMAX: return AtomicRMWInst::FMax; case bitc::RMW_FMIN: return AtomicRMWInst::FMin; + case bitc::RMW_FMAXIMUM: + return AtomicRMWInst::FMaximum; + case bitc::RMW_FMINIMUM: + return AtomicRMWInst::FMinimum; case bitc::RMW_UINC_WRAP: return AtomicRMWInst::UIncWrap; case bitc::RMW_UDEC_WRAP: |