aboutsummaryrefslogtreecommitdiff
path: root/lldb/scripts/Python/python-extensions.swig
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2013-03-25 16:29:20 +0000
committerChad Rosier <mcrosier@apple.com>2013-03-25 16:29:20 +0000
commitace9c5dfaf09430f10e677e3646eb8df9e9fe9a6 (patch)
treecb0ba8e61e249fb5ce54749eed4a10c260257eea /lldb/scripts/Python/python-extensions.swig
parent82050340c6b74e91d6e1b62006f9645d1dc4bc74 (diff)
downloadllvm-ace9c5dfaf09430f10e677e3646eb8df9e9fe9a6.zip
llvm-ace9c5dfaf09430f10e677e3646eb8df9e9fe9a6.tar.gz
llvm-ace9c5dfaf09430f10e677e3646eb8df9e9fe9a6.tar.bz2
[arm load/store optimizer] When trying to merge a base update load/store, make
sure the base register and would-be writeback register don't conflict for stores. This was already being done for loads. Unfortunately, it is rather difficult to create a test case for this issue. It was exposed in 450.soplex at LTO and requires unlucky register allocation. <rdar://13394908> llvm-svn: 177874
Diffstat (limited to 'lldb/scripts/Python/python-extensions.swig')
0 files changed, 0 insertions, 0 deletions