aboutsummaryrefslogtreecommitdiff
path: root/lldb/scripts/Python/python-extensions.swig
diff options
context:
space:
mode:
authorEvgenii Stepanov <eugenis@google.com>2020-01-08 14:33:28 -0800
committerEvgenii Stepanov <eugenis@google.com>2020-01-08 14:36:12 -0800
commit58deb20dd2dfbfbfff8097ce80137d12a57a3607 (patch)
tree0151a61e0895207a3c80f07535bc04f022502f67 /lldb/scripts/Python/python-extensions.swig
parent28b9cdd26073c79be36c79476a9bacceca3d116f (diff)
downloadllvm-58deb20dd2dfbfbfff8097ce80137d12a57a3607.zip
llvm-58deb20dd2dfbfbfff8097ce80137d12a57a3607.tar.gz
llvm-58deb20dd2dfbfbfff8097ce80137d12a57a3607.tar.bz2
Revert "Merge memtag instructions with adjacent stack slots."
*** Bad machine code: Tied use must be a register *** - function: stg_alloca17 - basic block: %bb.0 entry (0x20076710580) - instruction: early-clobber %0:gpr64common, early-clobber %1:gpr64sp = STGloop 272, %stack.0.a :: (store 272 into %ir.a, align 16) - operand 3: %stack.0.a http://lab.llvm.org:8011/builders/llvm-clang-x86_64-expensive-checks-win/builds/21481/steps/test-check-all/logs/stdio This reverts commit b675a7628ce6a21b1e4a71c079a67badfb8b073d.
Diffstat (limited to 'lldb/scripts/Python/python-extensions.swig')
0 files changed, 0 insertions, 0 deletions