aboutsummaryrefslogtreecommitdiff
path: root/clang/unittests/Frontend/CompilerInvocationTest.cpp
diff options
context:
space:
mode:
authorWang, Pengfei <pengfei.wang@intel.com>2021-04-14 09:32:48 +0800
committerWang, Pengfei <pengfei.wang@intel.com>2021-04-14 10:08:23 +0800
commita3b52a9d13a3c0986f4d3ca74f5e9afdb086a8a4 (patch)
tree283f63921ea6449d4e516659bb0032c7fdca0bdb /clang/unittests/Frontend/CompilerInvocationTest.cpp
parent597207a3c3d7774194dbb99d4853f65bf0b84a1e (diff)
downloadllvm-a3b52a9d13a3c0986f4d3ca74f5e9afdb086a8a4.zip
llvm-a3b52a9d13a3c0986f4d3ca74f5e9afdb086a8a4.tar.gz
llvm-a3b52a9d13a3c0986f4d3ca74f5e9afdb086a8a4.tar.bz2
[X86][AMX] Refactor for PostRA ldtilecfg pass.
This is a follow up of D99010. We didn't consider the live range of shape registers when hoist ldtilecfg. There maybe risks, e.g. we happen to insert it to an invalid range of some registers and get unexpected error. This patch fixes this problem by storing the value to corresponding stack place of ldtilecfg after all its definition immediately. This patch also fix a problem in previous code: If we don't have a ldtilecfg which dominates all AMX instructions, we cannot initialize shapes for other ldtilecfg. There're still some optimization points left. E.g. eliminate unused mov instructions, break the def-use dependency before RA etc. Reviewed By: LuoYuanke, xiangzhangllvm Differential Revision: https://reviews.llvm.org/D99966
Diffstat (limited to 'clang/unittests/Frontend/CompilerInvocationTest.cpp')
0 files changed, 0 insertions, 0 deletions